V1.0
This commit is contained in:
moyuhai
@@ -0,0 +1,490 @@
|
||||
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
||||
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
|
||||
<head>
|
||||
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
||||
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
|
||||
<meta name="generator" content="Doxygen 1.9.7"/>
|
||||
<meta name="viewport" content="width=device-width, initial-scale=1"/>
|
||||
<title>BLE5.2: TEST2/api/xc_drv_dma.h 源文件</title>
|
||||
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
||||
<script type="text/javascript" src="jquery.js"></script>
|
||||
<script type="text/javascript" src="dynsections.js"></script>
|
||||
<script type="text/x-mathjax-config">
|
||||
MathJax.Hub.Config({
|
||||
extensions: ["tex2jax.js"],
|
||||
jax: ["input/TeX","output/HTML-CSS"],
|
||||
});
|
||||
</script>
|
||||
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
|
||||
<link href="doxygen.css" rel="stylesheet" type="text/css" />
|
||||
</head>
|
||||
<body>
|
||||
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
|
||||
<div id="titlearea">
|
||||
<table cellspacing="0" cellpadding="0">
|
||||
<tbody>
|
||||
<tr id="projectrow">
|
||||
<td id="projectlogo"><img alt="Logo" src="xinchip.png"/></td>
|
||||
<td id="projectalign">
|
||||
<div id="projectname">BLE5.2<span id="projectnumber"> 1.0</span>
|
||||
</div>
|
||||
<div id="projectbrief">开发文档说明</div>
|
||||
</td>
|
||||
</tr>
|
||||
</tbody>
|
||||
</table>
|
||||
</div>
|
||||
<!-- end header part -->
|
||||
<!-- 制作者 Doxygen 1.9.7 -->
|
||||
<div id="navrow1" class="tabs">
|
||||
<ul class="tablist">
|
||||
<li><a href="index.html"><span>首页</span></a></li>
|
||||
<li><a href="pages.html"><span>相关页面</span></a></li>
|
||||
<li><a href="annotated.html"><span>类</span></a></li>
|
||||
<li class="current"><a href="files.html"><span>文件</span></a></li>
|
||||
</ul>
|
||||
</div>
|
||||
<div id="navrow2" class="tabs2">
|
||||
<ul class="tablist">
|
||||
<li><a href="files.html"><span>文件列表</span></a></li>
|
||||
<li><a href="globals.html"><span>文件成员</span></a></li>
|
||||
</ul>
|
||||
</div>
|
||||
<div id="nav-path" class="navpath">
|
||||
<ul>
|
||||
<li class="navelem"><a class="el" href="dir_e551eb05443008c96ab2f08dbb3250a6.html">TEST2</a></li><li class="navelem"><a class="el" href="dir_a213a656435eb838f44f965c240ae24d.html">api</a></li> </ul>
|
||||
</div>
|
||||
</div><!-- top -->
|
||||
<div class="header">
|
||||
<div class="headertitle"><div class="title">xc_drv_dma.h</div></div>
|
||||
</div><!--header-->
|
||||
<div class="contents">
|
||||
<a href="xc__drv__dma_8h.html">浏览该文件的文档.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno"> 1</span> </div>
|
||||
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"> 25</span><span class="preprocessor">#ifndef _XC_DRV_DMA_H_</span></div>
|
||||
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"> 26</span><span class="preprocessor">#define _XC_DRV_DMA_H_</span></div>
|
||||
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"> 27</span> </div>
|
||||
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"> 28</span> </div>
|
||||
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"> 29</span><span class="comment">/*-----------------------------------------------------------------------------------</span></div>
|
||||
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"> 30</span><span class="comment"> INCLUDE HEADE FILES</span></div>
|
||||
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"> 31</span><span class="comment"> ------------------------------------------------------------------------------------*/</span></div>
|
||||
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"> 32</span><span class="preprocessor">#include <stdbool.h></span></div>
|
||||
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"> 33</span><span class="preprocessor">#include <stdio.h></span></div>
|
||||
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"> 34</span> </div>
|
||||
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"> 35</span><span class="preprocessor">#include "xc6xxx.h"</span></div>
|
||||
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"> 36</span> </div>
|
||||
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"> 37</span><span class="comment">/*------------------------------------------------------------------------------------</span></div>
|
||||
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"> 38</span><span class="comment"> Macros</span></div>
|
||||
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"> 39</span><span class="comment"> -------------------------------------------------------------------------------------*/</span></div>
|
||||
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"> 40</span><span class="comment">// Macro definitions for DMA operation return code</span></div>
|
||||
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"> 41</span><span class="preprocessor">#define DMA_OK 0 </span><span class="comment">// operation normal</span></div>
|
||||
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"> 42</span><span class="preprocessor">#define DMA_EPERM 1 </span><span class="comment">// operation not permitted</span></div>
|
||||
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"> 43</span><span class="preprocessor">#define DMA_EIO 5 </span><span class="comment">// I/O error</span></div>
|
||||
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"> 44</span><span class="preprocessor">#define DMA_ENXIO 6 </span><span class="comment">// no such device or address</span></div>
|
||||
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"> 45</span><span class="preprocessor">#define DMA_ENOMEM 12 </span><span class="comment">// out of memory</span></div>
|
||||
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"> 46</span><span class="preprocessor">#define DMA_EACCES 13 </span><span class="comment">// permission denied</span></div>
|
||||
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"> 47</span><span class="preprocessor">#define DMA_EBUSY 16 </span><span class="comment">// device or resource busy</span></div>
|
||||
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"> 48</span><span class="preprocessor">#define DMA_ENODEV 19 </span><span class="comment">// no such device</span></div>
|
||||
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"> 49</span><span class="preprocessor">#define DMA_EINVAL 22 </span><span class="comment">// invalid argument</span></div>
|
||||
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"> 50</span><span class="preprocessor">#define DMA_ENOSPC 28 </span><span class="comment">// no space left on device</span></div>
|
||||
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"> 51</span><span class="preprocessor">#define DMA_ENOSYS 38 </span><span class="comment">// function not implemented/supported</span></div>
|
||||
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"> 52</span><span class="preprocessor">#define DMA_ECHRNG 44 </span><span class="comment">// channel number out of range</span></div>
|
||||
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"> 53</span><span class="preprocessor">#define DMA_ENODATA 61 </span><span class="comment">// no data available</span></div>
|
||||
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"> 54</span><span class="preprocessor">#define DMA_ETIME 62 </span><span class="comment">// timer expired</span></div>
|
||||
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"> 55</span><span class="preprocessor">#define DMA_EPROTO 71 </span><span class="comment">// protocol error</span></div>
|
||||
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"> 56</span> </div>
|
||||
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"> 57</span><span class="comment">// Macro definitions for DMA controller limits</span></div>
|
||||
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"> 58</span><span class="preprocessor">#define DMA_MAX_CHANNELS 2U </span><span class="comment">//5A 2 CH; 5B 4 CH</span></div>
|
||||
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"> 59</span><span class="preprocessor">#define DMA_MAX_INTERRUPTS 5U</span></div>
|
||||
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"> 60</span> </div>
|
||||
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"> 61</span><span class="comment">/*------------------------------------------------------------------------------------</span></div>
|
||||
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"> 62</span><span class="comment"> TypeDef</span></div>
|
||||
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"> 63</span><span class="comment"> -------------------------------------------------------------------------------------*/</span></div>
|
||||
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"> 64</span> </div>
|
||||
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#af53224441ba44c692d5d2d98dc994e7d"> 65</a></span><span class="keyword">typedef</span> void (*<a class="code hl_typedef" href="xc__drv__dma_8h.html#af53224441ba44c692d5d2d98dc994e7d">DMA_Callback</a>)(uint8_t eCode);</div>
|
||||
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"> 66</span> </div>
|
||||
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2"> 67</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2">dmac_channel_number</a></div>
|
||||
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"> 68</span>{</div>
|
||||
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"> 69</span> <span class="comment">// 4 channel configuration</span></div>
|
||||
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2af8a4856c37f6f969e74fd5984600f29b"> 70</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2af8a4856c37f6f969e74fd5984600f29b">DMA_NO_CHANNEL</a> = 0x0000,</div>
|
||||
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2adf9b2f4ae184996a073efc0de5cf1080"> 71</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2adf9b2f4ae184996a073efc0de5cf1080">DMA_CHANNEL0</a> = 0x0101,</div>
|
||||
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2a0e87792c1681a3131db66cc597aa462b"> 72</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2a0e87792c1681a3131db66cc597aa462b">DMA_CHANNEL1</a> = 0x0202,</div>
|
||||
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2a070f3853f267125ff6481bec4a41f052"> 73</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2a070f3853f267125ff6481bec4a41f052">DMA_ALL_CHANNELS</a> = 0x0303,</div>
|
||||
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"> 74</span> <span class="comment">// DMA_CHANNEL2 = 0x0404,</span></div>
|
||||
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"> 75</span> <span class="comment">// DMA_CHANNEL3 = 0x0808,</span></div>
|
||||
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"> 76</span> <span class="comment">// DMA_ALL_CHANNELS = 0x0f0f</span></div>
|
||||
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e"> 77</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a>;</div>
|
||||
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"> 78</span> </div>
|
||||
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647"> 79</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647">dmac_src_dst_select</a></div>
|
||||
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"> 80</span>{</div>
|
||||
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647a6d6f2d30621425f0e8406eb25e56cadd"> 81</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647a6d6f2d30621425f0e8406eb25e56cadd">DMA_SRC</a> = 0x1,</div>
|
||||
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647aad5ad6b21b6cdf06fdd3e9ba9ef83e13"> 82</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647aad5ad6b21b6cdf06fdd3e9ba9ef83e13">DMA_DST</a> = 0x2,</div>
|
||||
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"> 83</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647a25136d5f1cb714b74d77a63937a68eda">DMA_SRC_DST</a> = 0x3</div>
|
||||
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647a25136d5f1cb714b74d77a63937a68eda"> 84</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#adce785c4886b8192470fe6b09e377e4a">eDMA_Src_Dst_Select</a>;</div>
|
||||
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"> 85</span> </div>
|
||||
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134"> 86</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134">dmac_ch_state</a></div>
|
||||
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"> 87</span>{</div>
|
||||
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134a5082e131014907719b0264eb16203d9c"> 88</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134a5082e131014907719b0264eb16203d9c">DMA_IDLE</a> = 0x0,</div>
|
||||
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134a6f11ed0a6394a984a3f62c2c67a40581"> 89</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134a6f11ed0a6394a984a3f62c2c67a40581">DMA_SINGLE_REGION</a> = 0x1,</div>
|
||||
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"> 90</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134acd93c69f6199383e409254624e33cd3f">DMA_BURST_REGION</a> = 0x2</div>
|
||||
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134acd93c69f6199383e409254624e33cd3f"> 91</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#aee357f4d90913df861eb93b7e4af0454">eDMA_CH_State</a>;</div>
|
||||
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"> 92</span> </div>
|
||||
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4"> 93</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4">dmac_transfer_type</a></div>
|
||||
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"> 94</span>{</div>
|
||||
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a8a7f70fa269831410781e6ca9074534b"> 95</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a8a7f70fa269831410781e6ca9074534b">DMA_TRANSFER_ROW1</a> = 0x1, <span class="comment">/* single block or last multi-block */</span></div>
|
||||
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"> 96</span> <span class="comment">/* no write back */</span></div>
|
||||
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a59f22accf331b99407c7be42b763046e"> 97</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a59f22accf331b99407c7be42b763046e">DMA_TRANSFER_ROW2</a> = 0x2, <span class="comment">/* multi-block auto-reload DAR */</span></div>
|
||||
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"> 98</span> <span class="comment">/* contiguous SAR no write back */</span></div>
|
||||
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a072a7278e06effea5787d261e25f0efd"> 99</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a072a7278e06effea5787d261e25f0efd">DMA_TRANSFER_ROW3</a> = 0x3, <span class="comment">/* multi-block auto reload SAR */</span></div>
|
||||
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"> 100</span> <span class="comment">/* contiguous DAR no write back */</span></div>
|
||||
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4aef9e93732d1b7ca81c27ff8022b7167b"> 101</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4aef9e93732d1b7ca81c27ff8022b7167b">DMA_TRANSFER_ROW4</a> = 0x4, <span class="comment">/* multi-block auto-reload SAR DAR */</span></div>
|
||||
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"> 102</span> <span class="comment">/* no write back */</span></div>
|
||||
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a6120bafea0a2dbd22736e9fd381e84b9"> 103</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a6120bafea0a2dbd22736e9fd381e84b9">DMA_TRANSFER_ROW5</a> = 0x5, <span class="comment">/* single block or last multi-block */</span></div>
|
||||
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"> 104</span> <span class="comment">/* with write back */</span></div>
|
||||
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a06b2ede068af9cbb2222a2c359bf34a9"> 105</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a06b2ede068af9cbb2222a2c359bf34a9">DMA_TRANSFER_ROW6</a> = 0x6, <span class="comment">/* multi-block linked list DAR */</span></div>
|
||||
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"> 106</span> <span class="comment">/* contiguous SAR with write back */</span></div>
|
||||
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a827cf76facf05a1d9aa660d2f80267b3"> 107</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a827cf76facf05a1d9aa660d2f80267b3">DMA_TRANSFER_ROW7</a> = 0x7, <span class="comment">/* multi-block linked list DAR auto */</span></div>
|
||||
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"> 108</span> <span class="comment">/* reload SAR with write back */</span></div>
|
||||
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a5fb541f04891c7dc7ef4efb30f1a6af0"> 109</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a5fb541f04891c7dc7ef4efb30f1a6af0">DMA_TRANSFER_ROW8</a> = 0x8, <span class="comment">/* multi-block linked list SAR */</span></div>
|
||||
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"> 110</span> <span class="comment">/* contiguous DAR with write back */</span></div>
|
||||
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a619062e5100b2425206d01930d110445"> 111</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a619062e5100b2425206d01930d110445">DMA_TRANSFER_ROW9</a> = 0x9, <span class="comment">/* multi-block linked list SAR auto */</span></div>
|
||||
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"> 112</span> <span class="comment">/* reload DAR with write back */</span></div>
|
||||
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"> 113</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a3cd46bbbdc3a4a4ae776444516af4b35">DMA_TRANSFER_ROW10</a> = 0xa <span class="comment">/* multi-block linked list SAR DAR */</span></div>
|
||||
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"> 114</span> <span class="comment">/* with write back */</span></div>
|
||||
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a3cd46bbbdc3a4a4ae776444516af4b35"> 115</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#aae65dc6054e4562423574c14d7ddded8">eDMA_Trans_Type</a>;</div>
|
||||
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"> 116</span> </div>
|
||||
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536"> 117</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536">dw_dmac_irq</a></div>
|
||||
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"> 118</span>{</div>
|
||||
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536aa8ebbc6872ac8b64f38def82e2d90268"> 119</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536aa8ebbc6872ac8b64f38def82e2d90268">DMA_IRQ_NONE</a> = 0x00, <span class="comment">// no interrupts</span></div>
|
||||
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a15d523f460eb38e04ed4babf99d044a8"> 120</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a15d523f460eb38e04ed4babf99d044a8">DMA_IRQ_TRF</a> = 0x01, <span class="comment">// transfer complete</span></div>
|
||||
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536ab3dadc1463031f64b84f5343243339e0"> 121</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536ab3dadc1463031f64b84f5343243339e0">DMA_IRQ_BLOCK</a> = 0x02, <span class="comment">// block transfer complete</span></div>
|
||||
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a2b52aac6867761dee8e8c1a0866a7e1b"> 122</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a2b52aac6867761dee8e8c1a0866a7e1b">DMA_IRQ_SRCTRAN</a> = 0x04, <span class="comment">// source transaction complete</span></div>
|
||||
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a967edef4e0cc94e7a48a3d3370c07e7c"> 123</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a967edef4e0cc94e7a48a3d3370c07e7c">DMA_IRQ_DSTTRAN</a> = 0x08, <span class="comment">// destination transaction complete</span></div>
|
||||
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a6d6ec0b3e6d148e05fff0ada2ad91790"> 124</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a6d6ec0b3e6d148e05fff0ada2ad91790">DMA_IRQ_ERR</a> = 0x10, <span class="comment">// error</span></div>
|
||||
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"> 125</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a95380e8b1c8aec7cc39eac313d12f766">DMA_IRQ_ALL</a> = 0x1f <span class="comment">// all interrupts</span></div>
|
||||
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a95380e8b1c8aec7cc39eac313d12f766"> 126</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#aacaab31937e437ef937e2a2cf577132d">eDMA_Irq</a>;</div>
|
||||
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"> 127</span> </div>
|
||||
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874"> 128</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874">dmac_burst_trans_length</a></div>
|
||||
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"> 129</span>{</div>
|
||||
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874aebd6f8cbb3f673a0d150bfd20c51b412"> 130</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874aebd6f8cbb3f673a0d150bfd20c51b412">DMA_MSIZE_1</a> = 0x0,</div>
|
||||
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a6e55b36cef061fcf0d306a91d97d65e1"> 131</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a6e55b36cef061fcf0d306a91d97d65e1">DMA_MSIZE_4</a> = 0x1,</div>
|
||||
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874ae59c64ff4bedcf99e61bb1d8f3d444cc"> 132</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874ae59c64ff4bedcf99e61bb1d8f3d444cc">DMA_MSIZE_8</a> = 0x2,</div>
|
||||
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874af7241df11210fec2ac4d8c14e974d572"> 133</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874af7241df11210fec2ac4d8c14e974d572">DMA_MSIZE_16</a> = 0x3,</div>
|
||||
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a8be4f75d5a5196094fadf42248b4a1ee"> 134</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a8be4f75d5a5196094fadf42248b4a1ee">DMA_MSIZE_32</a> = 0x4,</div>
|
||||
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874aaf63b184d5598c81d00150c08cd678d2"> 135</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874aaf63b184d5598c81d00150c08cd678d2">DMA_MSIZE_64</a> = 0x5,</div>
|
||||
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a85271a69bec18a7128a69cfcddb13eb3"> 136</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a85271a69bec18a7128a69cfcddb13eb3">DMA_MSIZE_128</a> = 0x6,</div>
|
||||
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"> 137</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a72690db72e8421106cd67a5a9b72005d">DMA_MSIZE_256</a> = 0x7</div>
|
||||
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a72690db72e8421106cd67a5a9b72005d"> 138</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#ab138874f4a83ecdfff12f5c7a7b650c9">eDMA_Burst_Trans_Len</a>;</div>
|
||||
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"> 139</span> </div>
|
||||
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860"> 140</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860">dmac_address_increment</a></div>
|
||||
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"> 141</span>{</div>
|
||||
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860a410bc371a1dbf6532506d311b160a22d"> 142</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860a410bc371a1dbf6532506d311b160a22d">DMA_ADDR_INCREMENT</a> = 0x0,</div>
|
||||
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860a4eedd6dc2bfe3df61c80a44a01061516"> 143</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860a4eedd6dc2bfe3df61c80a44a01061516">DMA_ADDR_DECREMENT</a> = 0x1,</div>
|
||||
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"> 144</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860adca5d769e967c69dc6b90fd191bc7ae6">DMA_ADDR_NOCHANGE</a> = 0x2</div>
|
||||
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860adca5d769e967c69dc6b90fd191bc7ae6"> 145</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#a4acd894b99c5da1be9aa4b59897ca716">eDMA_Addr_Increment</a>;</div>
|
||||
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"> 146</span> </div>
|
||||
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08"> 147</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08">dmac_transfer_width</a></div>
|
||||
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"> 148</span>{</div>
|
||||
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08ae558f94d160258a49239731c5eba7782"> 149</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08ae558f94d160258a49239731c5eba7782">DMA_TRANS_WIDTH_8</a> = 0x0,</div>
|
||||
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a6644e5bb19ca95ad5ff16499a294c690"> 150</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a6644e5bb19ca95ad5ff16499a294c690">DMA_TRANS_WIDTH_16</a> = 0x1,</div>
|
||||
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08aaee6d377eeeba96a73aa2d4551e1df49"> 151</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08aaee6d377eeeba96a73aa2d4551e1df49">DMA_TRANS_WIDTH_32</a> = 0x2,</div>
|
||||
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a3c37c1649b67a1311efd5f228b0a0c97"> 152</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a3c37c1649b67a1311efd5f228b0a0c97">DMA_TRANS_WIDTH_64</a> = 0x3,</div>
|
||||
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a234d18f56dc647495c5f9c235be8a0e1"> 153</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a234d18f56dc647495c5f9c235be8a0e1">DMA_TRANS_WIDTH_128</a> = 0x4,</div>
|
||||
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"> 154</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a5f42e9ca19e20ac407ef736d5c991112">DMA_TRANS_WIDTH_256</a> = 0x5</div>
|
||||
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a5f42e9ca19e20ac407ef736d5c991112"> 155</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#a04e39229bfccb4c7b6146ffc026b456c">eDMA_Trans_Width</a>;</div>
|
||||
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"> 156</span> </div>
|
||||
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aed728f26bc74d844abf072c39a1970d9"> 157</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#aed728f26bc74d844abf072c39a1970d9">dw_dmac_sw_hw_hs_select</a></div>
|
||||
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"> 158</span>{</div>
|
||||
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aed728f26bc74d844abf072c39a1970d9a42e27445358f4c76328b70acc38ea293"> 159</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aed728f26bc74d844abf072c39a1970d9a42e27445358f4c76328b70acc38ea293">DMA_HS_HARDWARE</a> = 0x0,</div>
|
||||
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"> 160</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aed728f26bc74d844abf072c39a1970d9ad31c67645e905442b848f3064d9c7469">DMA_HS_SOFTWARE</a> = 0x1</div>
|
||||
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aed728f26bc74d844abf072c39a1970d9ad31c67645e905442b848f3064d9c7469"> 161</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#ad222d157c1f6c300e0c1f38e3c6cd12a">eDMA_SW_HW_HS_Select</a>;</div>
|
||||
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"> 162</span> </div>
|
||||
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95"> 163</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95">dmac_hs_interface</a></div>
|
||||
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"> 164</span>{</div>
|
||||
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a51b539dc53bdc83c8bb0c25b7caa3311"> 165</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a51b539dc53bdc83c8bb0c25b7caa3311">UART0_DMA_TX_HS_IF0</a> = 0x0,</div>
|
||||
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95adeb9cd14c3af979b599e8b39048d3f02"> 166</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95adeb9cd14c3af979b599e8b39048d3f02">UART1_DMA_TX_HS_IF1</a> = 0x1,</div>
|
||||
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95ae027330b652595a5f15d79e8be80a45c"> 167</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95ae027330b652595a5f15d79e8be80a45c">SSI0_DMA_TX_HS_IF2</a> = 0x2,</div>
|
||||
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a59b65ea5ec38dbf7b35e3d49d8e232d7"> 168</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a59b65ea5ec38dbf7b35e3d49d8e232d7">SSI1_DMA_TX_HS_IF3</a> = 0x3,</div>
|
||||
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a54df7523f822efb3f4a47d1d7ef5d60d"> 169</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a54df7523f822efb3f4a47d1d7ef5d60d">SSI2_DMA_TX_HS_IF4</a> = 0x4,</div>
|
||||
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95ad7223a2f6b1dd505dd0a690d8e740183"> 170</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95ad7223a2f6b1dd505dd0a690d8e740183">I2S_DMA_TX_HS_IF5</a> = 0x5,</div>
|
||||
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a4e04e36ab03b3d3edda8f986cdce5ce5"> 171</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a4e04e36ab03b3d3edda8f986cdce5ce5">DMA_HS_IF6</a> = 0x6,</div>
|
||||
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a08a93dee33bbf8c728870072789e0eeb"> 172</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a08a93dee33bbf8c728870072789e0eeb">DMA_HS_IF7</a> = 0x7,</div>
|
||||
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a87d7426f18ad48794fb39c763089cc69"> 173</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a87d7426f18ad48794fb39c763089cc69">UART0_DMA_RX_HS_IF8</a> = 0x8,</div>
|
||||
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a0cfc765815f7df897785414d9f18f107"> 174</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a0cfc765815f7df897785414d9f18f107">UART1_DMA_RX_HS_IF9</a> = 0x9,</div>
|
||||
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95ae4b4d391a673e674425ceffde29d9c8f"> 175</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95ae4b4d391a673e674425ceffde29d9c8f">SSI0_DMA_RX_HS_IF10</a> = 0xa,</div>
|
||||
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a8ad67f5e48aebfdfe3c6ecb7cc9124a8"> 176</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a8ad67f5e48aebfdfe3c6ecb7cc9124a8">SSI1_DMA_RX_HS_IF11</a> = 0xb,</div>
|
||||
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a516a95c0812cf2b5659530315bb975b8"> 177</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a516a95c0812cf2b5659530315bb975b8">GPADC_DMA_RX_HS_IF12</a> = 0xc,</div>
|
||||
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a1a0ddbbde075100eed7bc72e03c4b7f3"> 178</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a1a0ddbbde075100eed7bc72e03c4b7f3">CDC_DMA_RX_HS_IF13</a> = 0xd,</div>
|
||||
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a35599b8e91de75cbef3497d3f4c55d95"> 179</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a35599b8e91de75cbef3497d3f4c55d95">SSI2_DMA_RX_HS_IF14</a> = 0xe,</div>
|
||||
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"> 180</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a178401b42f2a843c0780a1a0f3033b41">I2S_DMA_RX_HS_IF15</a> = 0xf</div>
|
||||
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a719babdb67f1c74757cb3a8313716989"> 181</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#a719babdb67f1c74757cb3a8313716989">eDMA_HS_Interface</a>;</div>
|
||||
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"> 182</span> </div>
|
||||
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23"> 183</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23">dmac_transfer_flow</a></div>
|
||||
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"> 184</span>{</div>
|
||||
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a556df82dc68ed3cdd6a7d77501aaa199"> 185</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a556df82dc68ed3cdd6a7d77501aaa199">DMA_MEM2MEM_DMA</a> = 0x0, <span class="comment">/* mem to mem - DMA flow ctlr */</span></div>
|
||||
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a6984bc94ba7f61983c99214a1e69ec6d"> 186</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a6984bc94ba7f61983c99214a1e69ec6d">DMA_MEM2PRF_DMA</a> = 0x1, <span class="comment">/* mem to prf - DMA flow ctlr */</span></div>
|
||||
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a5aa8fed1d0078ecc1f0d10f8d34aa911"> 187</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a5aa8fed1d0078ecc1f0d10f8d34aa911">DMA_PRF2MEM_DMA</a> = 0x2, <span class="comment">/* prf to mem - DMA flow ctlr */</span></div>
|
||||
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a9d326857f8a1cd29701a8eba78bdccdd"> 188</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a9d326857f8a1cd29701a8eba78bdccdd">DMA_PRF2PRF_DMA</a> = 0x3, <span class="comment">/* prf to prf - DMA flow ctlr */</span></div>
|
||||
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a0fd78b2559b2921219a0c56de33dd947"> 189</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a0fd78b2559b2921219a0c56de33dd947">DMA_PRF2MEM_PRF</a> = 0x4, <span class="comment">/* prf to mem - periph flow ctlr */</span></div>
|
||||
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a5decfa2a2e6001f3fb0b5b748adb6bad"> 190</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a5decfa2a2e6001f3fb0b5b748adb6bad">DMA_PRF2PRF_SRCPRF</a> = 0x5, <span class="comment">/* prf to prf - source flow ctlr */</span></div>
|
||||
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23ac2b3f1e67e8f2e2bb78ffef68123cac3"> 191</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23ac2b3f1e67e8f2e2bb78ffef68123cac3">DMA_MEM2PRF_PRF</a> = 0x6, <span class="comment">/* mem to prf - periph flow ctlr */</span></div>
|
||||
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"> 192</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a425ca43fdbbca4bab20620815df4644e">DMA_PRF2PRF_DSTPRF</a> = 0x7 <span class="comment">/* prf to prf - dest flow ctlr */</span></div>
|
||||
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a425ca43fdbbca4bab20620815df4644e"> 193</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#acf750f38d6b4073386c1440ad232f861">eDMA_Trans_Flow</a>;</div>
|
||||
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"> 194</span> </div>
|
||||
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f393422be814480bad5cb5e8b3c0fcd"> 195</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#a4f393422be814480bad5cb5e8b3c0fcd">dmac_fifo_mode</a></div>
|
||||
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"> 196</span>{</div>
|
||||
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f393422be814480bad5cb5e8b3c0fcda379b38dccab41f03d44d9d5c3564f584"> 197</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f393422be814480bad5cb5e8b3c0fcda379b38dccab41f03d44d9d5c3564f584">DMA_FIFO_MODE_SINGLE</a> = 0x0,</div>
|
||||
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"> 198</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a4f393422be814480bad5cb5e8b3c0fcdaeedb7818855c21a549fe7b608d249270">DMA_FIFO_MODE_HALF</a> = 0x1</div>
|
||||
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a4f393422be814480bad5cb5e8b3c0fcdaeedb7818855c21a549fe7b608d249270"> 199</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#a9413195209f047c699a505dac08273be">eDMA_Fifo_Mode</a>;</div>
|
||||
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"> 200</span> </div>
|
||||
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5"> 201</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5">dw_dmac_channel_priority</a></div>
|
||||
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"> 202</span>{</div>
|
||||
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5aa455254c54e3f7a0b0846ff5d91119c1"> 203</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5aa455254c54e3f7a0b0846ff5d91119c1">DMA_PRIORITY_0</a> = 0x0,</div>
|
||||
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5aabd243b9384615c8d1364305fbf8d053"> 204</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5aabd243b9384615c8d1364305fbf8d053">DMA_PRIORITY_1</a> = 0x1,</div>
|
||||
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a46641dd5c392c9869de38869bd2bbebe"> 205</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a46641dd5c392c9869de38869bd2bbebe">DMA_PRIORITY_2</a> = 0x2,</div>
|
||||
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a3bb23ef69592a092421c9c470d2fc1d1"> 206</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a3bb23ef69592a092421c9c470d2fc1d1">DMA_PRIORITY_3</a> = 0x3,</div>
|
||||
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a7ad9c69ed927317da7a1b1aa202cb56f"> 207</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a7ad9c69ed927317da7a1b1aa202cb56f">DMA_PRIORITY_4</a> = 0x4,</div>
|
||||
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a97caf8ea2d92a3cb78438524487c61f1"> 208</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a97caf8ea2d92a3cb78438524487c61f1">DMA_PRIORITY_5</a> = 0x5,</div>
|
||||
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a2ab83e1397173e1147093dd22dae9476"> 209</a></span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a2ab83e1397173e1147093dd22dae9476">DMA_PRIORITY_6</a> = 0x6,</div>
|
||||
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"> 210</span> <a class="code hl_enumvalue" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5af95a572b5f5b5c90e74eb1a5ec8c4bcd">DMA_PRIORITY_7</a> = 0x7</div>
|
||||
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5af95a572b5f5b5c90e74eb1a5ec8c4bcd"> 211</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#a100e1822d11b9dfcd4e1fcf175df3b96">eDMA_CH_Priority</a>;</div>
|
||||
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"> 212</span> </div>
|
||||
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html"> 213</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structdmac__channel__config.html">dmac_channel_config</a></div>
|
||||
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"> 214</span>{</div>
|
||||
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#ad69516bcbc72c762ea6dc20a0b67e62b"> 215</a></span> uint32_t <a class="code hl_variable" href="structdmac__channel__config.html#ad69516bcbc72c762ea6dc20a0b67e62b">sar</a>;</div>
|
||||
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#a0344ecc1d90d3bae1b96799ffc425ca6"> 216</a></span> uint32_t <a class="code hl_variable" href="structdmac__channel__config.html#a0344ecc1d90d3bae1b96799ffc425ca6">dar</a>;</div>
|
||||
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#aae32dad27dfa53d8bc75d054dc546704"> 217</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#ab138874f4a83ecdfff12f5c7a7b650c9">eDMA_Burst_Trans_Len</a> <a class="code hl_variable" href="structdmac__channel__config.html#aae32dad27dfa53d8bc75d054dc546704">ctl_src_msize</a>;</div>
|
||||
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#a025cd313f43b5322c8903e4a4c0e86dc"> 218</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#ab138874f4a83ecdfff12f5c7a7b650c9">eDMA_Burst_Trans_Len</a> <a class="code hl_variable" href="structdmac__channel__config.html#a025cd313f43b5322c8903e4a4c0e86dc">ctl_dst_msize</a>;</div>
|
||||
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#afc9c71f01b7ed4d1321ef2f4ce2906d6"> 219</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#a4acd894b99c5da1be9aa4b59897ca716">eDMA_Addr_Increment</a> <a class="code hl_variable" href="structdmac__channel__config.html#afc9c71f01b7ed4d1321ef2f4ce2906d6">ctl_sinc</a>;</div>
|
||||
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#ad002c9ea461cf97ae039f498c8ab71cc"> 220</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#a4acd894b99c5da1be9aa4b59897ca716">eDMA_Addr_Increment</a> <a class="code hl_variable" href="structdmac__channel__config.html#ad002c9ea461cf97ae039f498c8ab71cc">ctl_dinc</a>;</div>
|
||||
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#a2c869499d11537efe86012d1cd391ee2"> 221</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#a04e39229bfccb4c7b6146ffc026b456c">eDMA_Trans_Width</a> <a class="code hl_variable" href="structdmac__channel__config.html#a2c869499d11537efe86012d1cd391ee2">ctl_src_tr_width</a>;</div>
|
||||
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#ab5956465ac90e82fc3979410323018c3"> 222</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#a04e39229bfccb4c7b6146ffc026b456c">eDMA_Trans_Width</a> <a class="code hl_variable" href="structdmac__channel__config.html#ab5956465ac90e82fc3979410323018c3">ctl_dst_tr_width</a>;</div>
|
||||
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#ac7285200ccb80f11cbb7051097fd4a62"> 223</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#a719babdb67f1c74757cb3a8313716989">eDMA_HS_Interface</a> <a class="code hl_variable" href="structdmac__channel__config.html#ac7285200ccb80f11cbb7051097fd4a62">cfg_dst_per</a>;</div>
|
||||
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#af1c7ff3ece562a69ae2c32649d16fb6c"> 224</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#a719babdb67f1c74757cb3a8313716989">eDMA_HS_Interface</a> <a class="code hl_variable" href="structdmac__channel__config.html#af1c7ff3ece562a69ae2c32649d16fb6c">cfg_src_per</a>;</div>
|
||||
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#a18cb3ad92a6460c1a53cbaf67c4ac633"> 225</a></span> uint32_t <a class="code hl_variable" href="structdmac__channel__config.html#a18cb3ad92a6460c1a53cbaf67c4ac633">ctl_block_ts</a>;</div>
|
||||
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#aae997d5893b5e2bcfe8e03d7b87e01f9"> 226</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#acf750f38d6b4073386c1440ad232f861">eDMA_Trans_Flow</a> <a class="code hl_variable" href="structdmac__channel__config.html#aae997d5893b5e2bcfe8e03d7b87e01f9">ctl_tt_fc</a>;</div>
|
||||
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#a1aa11ccb407a70c0ee3fc710bd74882c"> 227</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#a9413195209f047c699a505dac08273be">eDMA_Fifo_Mode</a> <a class="code hl_variable" href="structdmac__channel__config.html#a1aa11ccb407a70c0ee3fc710bd74882c">cfg_fifo_mode</a>;</div>
|
||||
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#a8b366ab791916a462337e0addbc5a34d"> 228</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#ad222d157c1f6c300e0c1f38e3c6cd12a">eDMA_SW_HW_HS_Select</a> <a class="code hl_variable" href="structdmac__channel__config.html#a8b366ab791916a462337e0addbc5a34d">cfg_hs_sel_src</a>;</div>
|
||||
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#a8d0eb0cc43b78fa0abf997e17ceb1708"> 229</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#ad222d157c1f6c300e0c1f38e3c6cd12a">eDMA_SW_HW_HS_Select</a> <a class="code hl_variable" href="structdmac__channel__config.html#a8d0eb0cc43b78fa0abf997e17ceb1708">cfg_hs_sel_dst</a>;</div>
|
||||
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="structdmac__channel__config.html#a0015790c071deaedbd144f9200d50dac"> 230</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#a100e1822d11b9dfcd4e1fcf175df3b96">eDMA_CH_Priority</a> <a class="code hl_variable" href="structdmac__channel__config.html#a0015790c071deaedbd144f9200d50dac">cfg_ch_prior</a>;</div>
|
||||
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a81a686b81c82fc3157d179ae56fcea05"> 231</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#a81a686b81c82fc3157d179ae56fcea05">DMA_Chx_Cfg_t</a>;</div>
|
||||
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"> 232</span> </div>
|
||||
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="structdmac__param__s.html"> 233</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structdmac__param__s.html">dmac_param_s</a></div>
|
||||
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"> 234</span>{</div>
|
||||
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="structdmac__param__s.html#a6901f901cd9db5abce2f73f43ec15e66"> 235</a></span> <span class="keywordtype">bool</span> <a class="code hl_variable" href="structdmac__param__s.html#a6901f901cd9db5abce2f73f43ec15e66">encoded_params</a>; <span class="comment">/* include encoded hardware parameters */</span></div>
|
||||
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="structdmac__param__s.html#a0d69ee703384cb5388d23fb818c39017"> 236</a></span> uint8_t <a class="code hl_variable" href="structdmac__param__s.html#a0d69ee703384cb5388d23fb818c39017">num_channels</a>; <span class="comment">/* number of DMA channels */</span></div>
|
||||
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="structdmac__param__s.html#a4182166443bd81b2b3b87ce83058a95d"> 237</a></span> uint8_t <a class="code hl_variable" href="structdmac__param__s.html#a4182166443bd81b2b3b87ce83058a95d">num_hs_int</a>; <span class="comment">/* number of handshaking interfaces */</span></div>
|
||||
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="structdmac__param__s.html#abc5045afdda865517badc83cbe89cefd"> 238</a></span> uint8_t <a class="code hl_variable" href="structdmac__param__s.html#abc5045afdda865517badc83cbe89cefd">intr_io</a>; <span class="comment">/* individual or combined interrupts */</span></div>
|
||||
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structdmac__param__s.html#ae207846b354b9521b05380cde4c2d31d"> 239</a></span> <span class="keywordtype">bool</span> <a class="code hl_variable" href="structdmac__param__s.html#ae207846b354b9521b05380cde4c2d31d">big_endian</a>; <span class="comment">/* big or little endian 1=big */</span></div>
|
||||
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="structdmac__param__s.html#abd3cfdd9dd4e18e498ac5e0fabc8f07a"> 240</a></span> uint16_t <a class="code hl_variable" href="structdmac__param__s.html#abd3cfdd9dd4e18e498ac5e0fabc8f07a">s_hdata_width</a>; <span class="comment">/* AHB slave data bus width */</span></div>
|
||||
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"> 241</span> </div>
|
||||
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a2e5d4ea5ed2fcf53e469eafd4a3c1516"> 242</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#a2e5d4ea5ed2fcf53e469eafd4a3c1516">DMA_Params_t</a>;</div>
|
||||
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"> 243</span> </div>
|
||||
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="structdma__instance__s.html"> 244</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structdma__instance__s.html">dma_instance_s</a></div>
|
||||
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"> 245</span>{</div>
|
||||
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"> 246</span> <span class="keyword">struct</span></div>
|
||||
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"> 247</span> {</div>
|
||||
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="structdma__instance__s.html#ab70aa4ec2fe54930a38469bb885d9303"> 248</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a> <a class="code hl_variable" href="structdma__instance__s.html#ab70aa4ec2fe54930a38469bb885d9303">ch_num</a>; <span class="comment">// channel number</span></div>
|
||||
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="structdma__instance__s.html#af3cd925a7c5313672329c52ee44d084a"> 249</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#af53224441ba44c692d5d2d98dc994e7d">DMA_Callback</a> <a class="code hl_variable" href="structdma__instance__s.html#af3cd925a7c5313672329c52ee44d084a">userCallback</a>; <span class="comment">// callback functon for IRQ handler</span></div>
|
||||
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="structdma__instance__s.html#a721f7cadf0767260e80e84685c38535c"> 250</a></span> <a class="code hl_typedef" href="xc__drv__dma_8h.html#af53224441ba44c692d5d2d98dc994e7d">DMA_Callback</a> <a class="code hl_variable" href="structdma__instance__s.html#a721f7cadf0767260e80e84685c38535c">userListener</a>; <span class="comment">// listener functon for IRQ handler</span></div>
|
||||
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="structdma__instance__s.html#a973acf59c65c24a758641827d7138c67"> 251</a></span> } <a class="code hl_variable" href="structdma__instance__s.html#a973acf59c65c24a758641827d7138c67">Ch</a>[DMA_MAX_CHANNELS];</div>
|
||||
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="structdma__instance__s.html#a5dcafbadd0cc03adb91fcc0523ae22e0"> 252</a></span> uint8_t <a class="code hl_variable" href="structdma__instance__s.html#a5dcafbadd0cc03adb91fcc0523ae22e0">Ch_Order</a>[DMA_MAX_CHANNELS];</div>
|
||||
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="xc__drv__dma_8h.html#a33bfa42ab5025c6323cda1282cc8cd64"> 253</a></span>} <a class="code hl_typedef" href="xc__drv__dma_8h.html#a33bfa42ab5025c6323cda1282cc8cd64">DMA_Instance_t</a>;</div>
|
||||
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"> 254</span> </div>
|
||||
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"> 255</span><span class="comment">/*------------------------------------------------------------------------------------</span></div>
|
||||
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"> 256</span><span class="comment"> Global Variables</span></div>
|
||||
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"> 257</span><span class="comment"> -------------------------------------------------------------------------------------*/</span></div>
|
||||
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"> 258</span><span class="keyword">extern</span> <a class="code hl_struct" href="structdma__instance__s.html">DMA_Instance_t</a> <a class="code hl_variable" href="xc__drv__dma_8h.html#ae8caf2cc77abff85600e4638568e957e">DMA_Instance</a>;</div>
|
||||
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"> 259</span> </div>
|
||||
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"> 260</span><span class="comment">/*------------------------------------------------------------------------------------</span></div>
|
||||
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"> 261</span><span class="comment"> Exported Functions</span></div>
|
||||
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"> 262</span><span class="comment"> -------------------------------------------------------------------------------------*/</span></div>
|
||||
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"> 263</span> </div>
|
||||
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"> 264</span>uint8_t <a class="code hl_function" href="xc__drv__dma_8h.html#a36ec12d74a2a882fb7284d0800a48892">xc_dma_init</a>(<span class="keywordtype">void</span>);</div>
|
||||
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"> 265</span><span class="keywordtype">void</span> <a class="code hl_function" href="xc__drv__dma_8h.html#a859a802f48d6e807db68c610dfd115ff">xc_dma_enable</a>(<span class="keywordtype">void</span>);</div>
|
||||
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"> 266</span>uint8_t <a class="code hl_function" href="xc__drv__dma_8h.html#a743e75d02cb219df3028ba91bb8d1eb5">xc_dma_disable</a>(<span class="keywordtype">void</span>);</div>
|
||||
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"> 267</span><span class="keywordtype">bool</span> <a class="code hl_function" href="xc__drv__dma_8h.html#ac757805e940992bc4785a9d158393c7b">xc_dma_is_enable</a>(<span class="keywordtype">void</span>);</div>
|
||||
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"> 268</span>uint8_t <a class="code hl_function" href="xc__drv__dma_8h.html#acd035dfdb6e7bc6523317e1d74ac2df3">xc_dma_enable_channel</a>(<a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a> ch_num);</div>
|
||||
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"> 269</span>uint8_t <a class="code hl_function" href="xc__drv__dma_8h.html#acdeecadd9b01bedf1123363d288d7846">xc_dma_disable_channel</a>(<a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a> ch_num);</div>
|
||||
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"> 270</span><span class="keywordtype">bool</span> <a class="code hl_function" href="xc__drv__dma_8h.html#a82dd50bd5d17ec5dc5a3c7b7fafbfae4">xc_dma_is_channel_enabled</a>(<a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a> ch_num);</div>
|
||||
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"> 271</span>uint8_t <a class="code hl_function" href="xc__drv__dma_8h.html#ab2de6b8ea373ff2c62a69186a49d71d1">xc_dma_enable_channel_irq</a>(<a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a> ch_num);</div>
|
||||
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"> 272</span>uint8_t <a class="code hl_function" href="xc__drv__dma_8h.html#ac3a67417ac4aee83fdfee4e518578a6a">xc_dma_set_channel_config</a>(<a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a> ch_num, <a class="code hl_struct" href="structdmac__channel__config.html">DMA_Chx_Cfg_t</a> *ch);</div>
|
||||
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"> 273</span><span class="keywordtype">bool</span> <a class="code hl_function" href="xc__drv__dma_8h.html#a6ac46334d4808be82097c0181e82c830">xc_dma_set_listener</a>(<a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a> ch_num, <a class="code hl_typedef" href="xc__drv__dma_8h.html#af53224441ba44c692d5d2d98dc994e7d">DMA_Callback</a> userFunction);</div>
|
||||
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"> 274</span>uint8_t <a class="code hl_function" href="xc__drv__dma_8h.html#ad13f67daa965445b8d2fc32eb3961ee4">xc_dma_start_transfer</a>(<a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a> ch_num, <a class="code hl_typedef" href="xc__drv__dma_8h.html#af53224441ba44c692d5d2d98dc994e7d">DMA_Callback</a> cb_func);</div>
|
||||
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"> 275</span> </div>
|
||||
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"> 276</span><span class="keywordtype">void</span> <a class="code hl_function" href="xc__drv__dma_8h.html#a0c61adf51a20ae64ffb7724bce592a26">xc_dma_set_test_mode</a>(uint8_t mode);</div>
|
||||
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"> 277</span> </div>
|
||||
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"> 278</span><span class="keywordtype">void</span> <a class="code hl_function" href="xc__drv__dma_8h.html#a6086eb35b62039702de3341eb74c126c">xc_dma_set_channel_priority_order</a>(<a class="code hl_struct" href="structdma__instance__s.html">DMA_Instance_t</a> *inst);</div>
|
||||
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"> 279</span><span class="keywordtype">void</span> <a class="code hl_function" href="xc__drv__dma_8h.html#ac5cfd3cc157bbc555eefb946cf81092d">xc_dma_reset_instance</a>(<a class="code hl_struct" href="structdma__instance__s.html">DMA_Instance_t</a> *inst);</div>
|
||||
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"> 280</span>uint8_t <a class="code hl_function" href="xc__drv__dma_8h.html#a13b80ddb37038ffbbb1013403abeb924">xc_dma_check_channel_range</a>(<a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a> ch_num);</div>
|
||||
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"> 281</span>uint8_t <a class="code hl_function" href="xc__drv__dma_8h.html#a13b80ddb37038ffbbb1013403abeb924">xc_dma_check_channel_range</a>(<a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a> ch_num);</div>
|
||||
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"> 282</span>uint8_t <a class="code hl_function" href="xc__drv__dma_8h.html#a2ef3be2604993dd12260dd9a8ade22e6">xc_dma_get_channel_index</a>(<a class="code hl_typedef" href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a> ch_num);</div>
|
||||
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"> 283</span> </div>
|
||||
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"> 284</span><span class="keywordtype">bool</span> <a class="code hl_function" href="xc__drv__dma_8h.html#a01962749c62d65b8b040071262981e1d">dma_irq_handler</a>(<a class="code hl_struct" href="structdma__instance__s.html">DMA_Instance_t</a> *inst);</div>
|
||||
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"> 285</span> </div>
|
||||
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"> 286</span> </div>
|
||||
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"> 287</span><span class="preprocessor">#endif </span><span class="comment">/* _XC_DRV_DMA_H_ */</span><span class="preprocessor"></span></div>
|
||||
<div class="ttc" id="astructdma__instance__s_html"><div class="ttname"><a href="structdma__instance__s.html">dma_instance_s</a></div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00244">xc_drv_dma.h:245</a></div></div>
|
||||
<div class="ttc" id="astructdma__instance__s_html_a5dcafbadd0cc03adb91fcc0523ae22e0"><div class="ttname"><a href="structdma__instance__s.html#a5dcafbadd0cc03adb91fcc0523ae22e0">dma_instance_s::Ch_Order</a></div><div class="ttdeci">uint8_t Ch_Order[DMA_MAX_CHANNELS]</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00252">xc_drv_dma.h:252</a></div></div>
|
||||
<div class="ttc" id="astructdma__instance__s_html_a721f7cadf0767260e80e84685c38535c"><div class="ttname"><a href="structdma__instance__s.html#a721f7cadf0767260e80e84685c38535c">dma_instance_s::userListener</a></div><div class="ttdeci">DMA_Callback userListener</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00250">xc_drv_dma.h:250</a></div></div>
|
||||
<div class="ttc" id="astructdma__instance__s_html_a973acf59c65c24a758641827d7138c67"><div class="ttname"><a href="structdma__instance__s.html#a973acf59c65c24a758641827d7138c67">dma_instance_s::Ch</a></div><div class="ttdeci">struct dma_instance_s::@0 Ch[DMA_MAX_CHANNELS]</div></div>
|
||||
<div class="ttc" id="astructdma__instance__s_html_ab70aa4ec2fe54930a38469bb885d9303"><div class="ttname"><a href="structdma__instance__s.html#ab70aa4ec2fe54930a38469bb885d9303">dma_instance_s::ch_num</a></div><div class="ttdeci">eDMA_Ch_Num ch_num</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00248">xc_drv_dma.h:248</a></div></div>
|
||||
<div class="ttc" id="astructdma__instance__s_html_af3cd925a7c5313672329c52ee44d084a"><div class="ttname"><a href="structdma__instance__s.html#af3cd925a7c5313672329c52ee44d084a">dma_instance_s::userCallback</a></div><div class="ttdeci">DMA_Callback userCallback</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00249">xc_drv_dma.h:249</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html"><div class="ttname"><a href="structdmac__channel__config.html">dmac_channel_config</a></div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00213">xc_drv_dma.h:214</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_a0015790c071deaedbd144f9200d50dac"><div class="ttname"><a href="structdmac__channel__config.html#a0015790c071deaedbd144f9200d50dac">dmac_channel_config::cfg_ch_prior</a></div><div class="ttdeci">eDMA_CH_Priority cfg_ch_prior</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00230">xc_drv_dma.h:230</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_a025cd313f43b5322c8903e4a4c0e86dc"><div class="ttname"><a href="structdmac__channel__config.html#a025cd313f43b5322c8903e4a4c0e86dc">dmac_channel_config::ctl_dst_msize</a></div><div class="ttdeci">eDMA_Burst_Trans_Len ctl_dst_msize</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00218">xc_drv_dma.h:218</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_a0344ecc1d90d3bae1b96799ffc425ca6"><div class="ttname"><a href="structdmac__channel__config.html#a0344ecc1d90d3bae1b96799ffc425ca6">dmac_channel_config::dar</a></div><div class="ttdeci">uint32_t dar</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00216">xc_drv_dma.h:216</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_a18cb3ad92a6460c1a53cbaf67c4ac633"><div class="ttname"><a href="structdmac__channel__config.html#a18cb3ad92a6460c1a53cbaf67c4ac633">dmac_channel_config::ctl_block_ts</a></div><div class="ttdeci">uint32_t ctl_block_ts</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00225">xc_drv_dma.h:225</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_a1aa11ccb407a70c0ee3fc710bd74882c"><div class="ttname"><a href="structdmac__channel__config.html#a1aa11ccb407a70c0ee3fc710bd74882c">dmac_channel_config::cfg_fifo_mode</a></div><div class="ttdeci">eDMA_Fifo_Mode cfg_fifo_mode</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00227">xc_drv_dma.h:227</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_a2c869499d11537efe86012d1cd391ee2"><div class="ttname"><a href="structdmac__channel__config.html#a2c869499d11537efe86012d1cd391ee2">dmac_channel_config::ctl_src_tr_width</a></div><div class="ttdeci">eDMA_Trans_Width ctl_src_tr_width</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00221">xc_drv_dma.h:221</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_a8b366ab791916a462337e0addbc5a34d"><div class="ttname"><a href="structdmac__channel__config.html#a8b366ab791916a462337e0addbc5a34d">dmac_channel_config::cfg_hs_sel_src</a></div><div class="ttdeci">eDMA_SW_HW_HS_Select cfg_hs_sel_src</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00228">xc_drv_dma.h:228</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_a8d0eb0cc43b78fa0abf997e17ceb1708"><div class="ttname"><a href="structdmac__channel__config.html#a8d0eb0cc43b78fa0abf997e17ceb1708">dmac_channel_config::cfg_hs_sel_dst</a></div><div class="ttdeci">eDMA_SW_HW_HS_Select cfg_hs_sel_dst</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00229">xc_drv_dma.h:229</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_aae32dad27dfa53d8bc75d054dc546704"><div class="ttname"><a href="structdmac__channel__config.html#aae32dad27dfa53d8bc75d054dc546704">dmac_channel_config::ctl_src_msize</a></div><div class="ttdeci">eDMA_Burst_Trans_Len ctl_src_msize</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00217">xc_drv_dma.h:217</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_aae997d5893b5e2bcfe8e03d7b87e01f9"><div class="ttname"><a href="structdmac__channel__config.html#aae997d5893b5e2bcfe8e03d7b87e01f9">dmac_channel_config::ctl_tt_fc</a></div><div class="ttdeci">eDMA_Trans_Flow ctl_tt_fc</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00226">xc_drv_dma.h:226</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_ab5956465ac90e82fc3979410323018c3"><div class="ttname"><a href="structdmac__channel__config.html#ab5956465ac90e82fc3979410323018c3">dmac_channel_config::ctl_dst_tr_width</a></div><div class="ttdeci">eDMA_Trans_Width ctl_dst_tr_width</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00222">xc_drv_dma.h:222</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_ac7285200ccb80f11cbb7051097fd4a62"><div class="ttname"><a href="structdmac__channel__config.html#ac7285200ccb80f11cbb7051097fd4a62">dmac_channel_config::cfg_dst_per</a></div><div class="ttdeci">eDMA_HS_Interface cfg_dst_per</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00223">xc_drv_dma.h:223</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_ad002c9ea461cf97ae039f498c8ab71cc"><div class="ttname"><a href="structdmac__channel__config.html#ad002c9ea461cf97ae039f498c8ab71cc">dmac_channel_config::ctl_dinc</a></div><div class="ttdeci">eDMA_Addr_Increment ctl_dinc</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00220">xc_drv_dma.h:220</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_ad69516bcbc72c762ea6dc20a0b67e62b"><div class="ttname"><a href="structdmac__channel__config.html#ad69516bcbc72c762ea6dc20a0b67e62b">dmac_channel_config::sar</a></div><div class="ttdeci">uint32_t sar</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00215">xc_drv_dma.h:215</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_af1c7ff3ece562a69ae2c32649d16fb6c"><div class="ttname"><a href="structdmac__channel__config.html#af1c7ff3ece562a69ae2c32649d16fb6c">dmac_channel_config::cfg_src_per</a></div><div class="ttdeci">eDMA_HS_Interface cfg_src_per</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00224">xc_drv_dma.h:224</a></div></div>
|
||||
<div class="ttc" id="astructdmac__channel__config_html_afc9c71f01b7ed4d1321ef2f4ce2906d6"><div class="ttname"><a href="structdmac__channel__config.html#afc9c71f01b7ed4d1321ef2f4ce2906d6">dmac_channel_config::ctl_sinc</a></div><div class="ttdeci">eDMA_Addr_Increment ctl_sinc</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00219">xc_drv_dma.h:219</a></div></div>
|
||||
<div class="ttc" id="astructdmac__param__s_html"><div class="ttname"><a href="structdmac__param__s.html">dmac_param_s</a></div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00233">xc_drv_dma.h:234</a></div></div>
|
||||
<div class="ttc" id="astructdmac__param__s_html_a0d69ee703384cb5388d23fb818c39017"><div class="ttname"><a href="structdmac__param__s.html#a0d69ee703384cb5388d23fb818c39017">dmac_param_s::num_channels</a></div><div class="ttdeci">uint8_t num_channels</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00236">xc_drv_dma.h:236</a></div></div>
|
||||
<div class="ttc" id="astructdmac__param__s_html_a4182166443bd81b2b3b87ce83058a95d"><div class="ttname"><a href="structdmac__param__s.html#a4182166443bd81b2b3b87ce83058a95d">dmac_param_s::num_hs_int</a></div><div class="ttdeci">uint8_t num_hs_int</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00237">xc_drv_dma.h:237</a></div></div>
|
||||
<div class="ttc" id="astructdmac__param__s_html_a6901f901cd9db5abce2f73f43ec15e66"><div class="ttname"><a href="structdmac__param__s.html#a6901f901cd9db5abce2f73f43ec15e66">dmac_param_s::encoded_params</a></div><div class="ttdeci">bool encoded_params</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00235">xc_drv_dma.h:235</a></div></div>
|
||||
<div class="ttc" id="astructdmac__param__s_html_abc5045afdda865517badc83cbe89cefd"><div class="ttname"><a href="structdmac__param__s.html#abc5045afdda865517badc83cbe89cefd">dmac_param_s::intr_io</a></div><div class="ttdeci">uint8_t intr_io</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00238">xc_drv_dma.h:238</a></div></div>
|
||||
<div class="ttc" id="astructdmac__param__s_html_abd3cfdd9dd4e18e498ac5e0fabc8f07a"><div class="ttname"><a href="structdmac__param__s.html#abd3cfdd9dd4e18e498ac5e0fabc8f07a">dmac_param_s::s_hdata_width</a></div><div class="ttdeci">uint16_t s_hdata_width</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00240">xc_drv_dma.h:240</a></div></div>
|
||||
<div class="ttc" id="astructdmac__param__s_html_ae207846b354b9521b05380cde4c2d31d"><div class="ttname"><a href="structdmac__param__s.html#ae207846b354b9521b05380cde4c2d31d">dmac_param_s::big_endian</a></div><div class="ttdeci">bool big_endian</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00239">xc_drv_dma.h:239</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a01962749c62d65b8b040071262981e1d"><div class="ttname"><a href="xc__drv__dma_8h.html#a01962749c62d65b8b040071262981e1d">dma_irq_handler</a></div><div class="ttdeci">bool dma_irq_handler(DMA_Instance_t *inst)</div><div class="ttdoc">dma_irq_handler</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00759">xc_drv_dma.c:759</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a04e39229bfccb4c7b6146ffc026b456c"><div class="ttname"><a href="xc__drv__dma_8h.html#a04e39229bfccb4c7b6146ffc026b456c">eDMA_Trans_Width</a></div><div class="ttdeci">enum dmac_transfer_width eDMA_Trans_Width</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a0c61adf51a20ae64ffb7724bce592a26"><div class="ttname"><a href="xc__drv__dma_8h.html#a0c61adf51a20ae64ffb7724bce592a26">xc_dma_set_test_mode</a></div><div class="ttdeci">void xc_dma_set_test_mode(uint8_t mode)</div><div class="ttdoc">xc_dma_set_test_mode</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00048">xc_drv_dma.c:48</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a100e1822d11b9dfcd4e1fcf175df3b96"><div class="ttname"><a href="xc__drv__dma_8h.html#a100e1822d11b9dfcd4e1fcf175df3b96">eDMA_CH_Priority</a></div><div class="ttdeci">enum dw_dmac_channel_priority eDMA_CH_Priority</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a13b80ddb37038ffbbb1013403abeb924"><div class="ttname"><a href="xc__drv__dma_8h.html#a13b80ddb37038ffbbb1013403abeb924">xc_dma_check_channel_range</a></div><div class="ttdeci">uint8_t xc_dma_check_channel_range(eDMA_Ch_Num ch_num)</div><div class="ttdoc">xc_dma_check_channel_range</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00146">xc_drv_dma.c:146</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a2e5d4ea5ed2fcf53e469eafd4a3c1516"><div class="ttname"><a href="xc__drv__dma_8h.html#a2e5d4ea5ed2fcf53e469eafd4a3c1516">DMA_Params_t</a></div><div class="ttdeci">struct dmac_param_s DMA_Params_t</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a2ef3be2604993dd12260dd9a8ade22e6"><div class="ttname"><a href="xc__drv__dma_8h.html#a2ef3be2604993dd12260dd9a8ade22e6">xc_dma_get_channel_index</a></div><div class="ttdeci">uint8_t xc_dma_get_channel_index(eDMA_Ch_Num ch_num)</div><div class="ttdoc">xc_dma_get_channel_index</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00194">xc_drv_dma.c:194</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a33bfa42ab5025c6323cda1282cc8cd64"><div class="ttname"><a href="xc__drv__dma_8h.html#a33bfa42ab5025c6323cda1282cc8cd64">DMA_Instance_t</a></div><div class="ttdeci">struct dma_instance_s DMA_Instance_t</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a36ec12d74a2a882fb7284d0800a48892"><div class="ttname"><a href="xc__drv__dma_8h.html#a36ec12d74a2a882fb7284d0800a48892">xc_dma_init</a></div><div class="ttdeci">uint8_t xc_dma_init(void)</div><div class="ttdoc">xc_dma_init</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00588">xc_drv_dma.c:588</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4acd894b99c5da1be9aa4b59897ca716"><div class="ttname"><a href="xc__drv__dma_8h.html#a4acd894b99c5da1be9aa4b59897ca716">eDMA_Addr_Increment</a></div><div class="ttdeci">enum dmac_address_increment eDMA_Addr_Increment</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f393422be814480bad5cb5e8b3c0fcd"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f393422be814480bad5cb5e8b3c0fcd">dmac_fifo_mode</a></div><div class="ttdeci">dmac_fifo_mode</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00195">xc_drv_dma.h:196</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f393422be814480bad5cb5e8b3c0fcda379b38dccab41f03d44d9d5c3564f584"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f393422be814480bad5cb5e8b3c0fcda379b38dccab41f03d44d9d5c3564f584">DMA_FIFO_MODE_SINGLE</a></div><div class="ttdeci">@ DMA_FIFO_MODE_SINGLE</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00197">xc_drv_dma.h:197</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f393422be814480bad5cb5e8b3c0fcdaeedb7818855c21a549fe7b608d249270"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f393422be814480bad5cb5e8b3c0fcdaeedb7818855c21a549fe7b608d249270">DMA_FIFO_MODE_HALF</a></div><div class="ttdeci">@ DMA_FIFO_MODE_HALF</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00199">xc_drv_dma.h:198</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f716dda694828e9a4214dcb2bb09bc4"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4">dmac_transfer_type</a></div><div class="ttdeci">dmac_transfer_type</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00093">xc_drv_dma.h:94</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f716dda694828e9a4214dcb2bb09bc4a06b2ede068af9cbb2222a2c359bf34a9"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a06b2ede068af9cbb2222a2c359bf34a9">DMA_TRANSFER_ROW6</a></div><div class="ttdeci">@ DMA_TRANSFER_ROW6</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00105">xc_drv_dma.h:105</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f716dda694828e9a4214dcb2bb09bc4a072a7278e06effea5787d261e25f0efd"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a072a7278e06effea5787d261e25f0efd">DMA_TRANSFER_ROW3</a></div><div class="ttdeci">@ DMA_TRANSFER_ROW3</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00099">xc_drv_dma.h:99</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f716dda694828e9a4214dcb2bb09bc4a3cd46bbbdc3a4a4ae776444516af4b35"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a3cd46bbbdc3a4a4ae776444516af4b35">DMA_TRANSFER_ROW10</a></div><div class="ttdeci">@ DMA_TRANSFER_ROW10</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00115">xc_drv_dma.h:113</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f716dda694828e9a4214dcb2bb09bc4a59f22accf331b99407c7be42b763046e"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a59f22accf331b99407c7be42b763046e">DMA_TRANSFER_ROW2</a></div><div class="ttdeci">@ DMA_TRANSFER_ROW2</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00097">xc_drv_dma.h:97</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f716dda694828e9a4214dcb2bb09bc4a5fb541f04891c7dc7ef4efb30f1a6af0"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a5fb541f04891c7dc7ef4efb30f1a6af0">DMA_TRANSFER_ROW8</a></div><div class="ttdeci">@ DMA_TRANSFER_ROW8</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00109">xc_drv_dma.h:109</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f716dda694828e9a4214dcb2bb09bc4a6120bafea0a2dbd22736e9fd381e84b9"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a6120bafea0a2dbd22736e9fd381e84b9">DMA_TRANSFER_ROW5</a></div><div class="ttdeci">@ DMA_TRANSFER_ROW5</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00103">xc_drv_dma.h:103</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f716dda694828e9a4214dcb2bb09bc4a619062e5100b2425206d01930d110445"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a619062e5100b2425206d01930d110445">DMA_TRANSFER_ROW9</a></div><div class="ttdeci">@ DMA_TRANSFER_ROW9</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00111">xc_drv_dma.h:111</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f716dda694828e9a4214dcb2bb09bc4a827cf76facf05a1d9aa660d2f80267b3"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a827cf76facf05a1d9aa660d2f80267b3">DMA_TRANSFER_ROW7</a></div><div class="ttdeci">@ DMA_TRANSFER_ROW7</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00107">xc_drv_dma.h:107</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f716dda694828e9a4214dcb2bb09bc4a8a7f70fa269831410781e6ca9074534b"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4a8a7f70fa269831410781e6ca9074534b">DMA_TRANSFER_ROW1</a></div><div class="ttdeci">@ DMA_TRANSFER_ROW1</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00095">xc_drv_dma.h:95</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a4f716dda694828e9a4214dcb2bb09bc4aef9e93732d1b7ca81c27ff8022b7167b"><div class="ttname"><a href="xc__drv__dma_8h.html#a4f716dda694828e9a4214dcb2bb09bc4aef9e93732d1b7ca81c27ff8022b7167b">DMA_TRANSFER_ROW4</a></div><div class="ttdeci">@ DMA_TRANSFER_ROW4</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00101">xc_drv_dma.h:101</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a6086eb35b62039702de3341eb74c126c"><div class="ttname"><a href="xc__drv__dma_8h.html#a6086eb35b62039702de3341eb74c126c">xc_dma_set_channel_priority_order</a></div><div class="ttdeci">void xc_dma_set_channel_priority_order(DMA_Instance_t *inst)</div><div class="ttdoc">xc_dma_set_channel_priority_order</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00064">xc_drv_dma.c:64</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a6ac46334d4808be82097c0181e82c830"><div class="ttname"><a href="xc__drv__dma_8h.html#a6ac46334d4808be82097c0181e82c830">xc_dma_set_listener</a></div><div class="ttdeci">bool xc_dma_set_listener(eDMA_Ch_Num ch_num, DMA_Callback userFunction)</div><div class="ttdoc">xc_dma_set_listener</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00673">xc_drv_dma.c:673</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a719babdb67f1c74757cb3a8313716989"><div class="ttname"><a href="xc__drv__dma_8h.html#a719babdb67f1c74757cb3a8313716989">eDMA_HS_Interface</a></div><div class="ttdeci">enum dmac_hs_interface eDMA_HS_Interface</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a743e75d02cb219df3028ba91bb8d1eb5"><div class="ttname"><a href="xc__drv__dma_8h.html#a743e75d02cb219df3028ba91bb8d1eb5">xc_dma_disable</a></div><div class="ttdeci">uint8_t xc_dma_disable(void)</div><div class="ttdoc">xc_dma_disable</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00235">xc_drv_dma.c:235</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a7dcffaefc00dd9b7f77fb6bacf5a9be5"><div class="ttname"><a href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5">dw_dmac_channel_priority</a></div><div class="ttdeci">dw_dmac_channel_priority</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00201">xc_drv_dma.h:202</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a7dcffaefc00dd9b7f77fb6bacf5a9be5a2ab83e1397173e1147093dd22dae9476"><div class="ttname"><a href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a2ab83e1397173e1147093dd22dae9476">DMA_PRIORITY_6</a></div><div class="ttdeci">@ DMA_PRIORITY_6</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00209">xc_drv_dma.h:209</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a7dcffaefc00dd9b7f77fb6bacf5a9be5a3bb23ef69592a092421c9c470d2fc1d1"><div class="ttname"><a href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a3bb23ef69592a092421c9c470d2fc1d1">DMA_PRIORITY_3</a></div><div class="ttdeci">@ DMA_PRIORITY_3</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00206">xc_drv_dma.h:206</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a7dcffaefc00dd9b7f77fb6bacf5a9be5a46641dd5c392c9869de38869bd2bbebe"><div class="ttname"><a href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a46641dd5c392c9869de38869bd2bbebe">DMA_PRIORITY_2</a></div><div class="ttdeci">@ DMA_PRIORITY_2</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00205">xc_drv_dma.h:205</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a7dcffaefc00dd9b7f77fb6bacf5a9be5a7ad9c69ed927317da7a1b1aa202cb56f"><div class="ttname"><a href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a7ad9c69ed927317da7a1b1aa202cb56f">DMA_PRIORITY_4</a></div><div class="ttdeci">@ DMA_PRIORITY_4</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00207">xc_drv_dma.h:207</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a7dcffaefc00dd9b7f77fb6bacf5a9be5a97caf8ea2d92a3cb78438524487c61f1"><div class="ttname"><a href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5a97caf8ea2d92a3cb78438524487c61f1">DMA_PRIORITY_5</a></div><div class="ttdeci">@ DMA_PRIORITY_5</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00208">xc_drv_dma.h:208</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a7dcffaefc00dd9b7f77fb6bacf5a9be5aa455254c54e3f7a0b0846ff5d91119c1"><div class="ttname"><a href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5aa455254c54e3f7a0b0846ff5d91119c1">DMA_PRIORITY_0</a></div><div class="ttdeci">@ DMA_PRIORITY_0</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00203">xc_drv_dma.h:203</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a7dcffaefc00dd9b7f77fb6bacf5a9be5aabd243b9384615c8d1364305fbf8d053"><div class="ttname"><a href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5aabd243b9384615c8d1364305fbf8d053">DMA_PRIORITY_1</a></div><div class="ttdeci">@ DMA_PRIORITY_1</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00204">xc_drv_dma.h:204</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a7dcffaefc00dd9b7f77fb6bacf5a9be5af95a572b5f5b5c90e74eb1a5ec8c4bcd"><div class="ttname"><a href="xc__drv__dma_8h.html#a7dcffaefc00dd9b7f77fb6bacf5a9be5af95a572b5f5b5c90e74eb1a5ec8c4bcd">DMA_PRIORITY_7</a></div><div class="ttdeci">@ DMA_PRIORITY_7</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00211">xc_drv_dma.h:210</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a81a686b81c82fc3157d179ae56fcea05"><div class="ttname"><a href="xc__drv__dma_8h.html#a81a686b81c82fc3157d179ae56fcea05">DMA_Chx_Cfg_t</a></div><div class="ttdeci">struct dmac_channel_config DMA_Chx_Cfg_t</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a82dd50bd5d17ec5dc5a3c7b7fafbfae4"><div class="ttname"><a href="xc__drv__dma_8h.html#a82dd50bd5d17ec5dc5a3c7b7fafbfae4">xc_dma_is_channel_enabled</a></div><div class="ttdeci">bool xc_dma_is_channel_enabled(eDMA_Ch_Num ch_num)</div><div class="ttdoc">xc_dma_is_channel_enabled</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00347">xc_drv_dma.c:347</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a84346c3e7d8b0bedf3a1d3e02112b647"><div class="ttname"><a href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647">dmac_src_dst_select</a></div><div class="ttdeci">dmac_src_dst_select</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00079">xc_drv_dma.h:80</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a84346c3e7d8b0bedf3a1d3e02112b647a25136d5f1cb714b74d77a63937a68eda"><div class="ttname"><a href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647a25136d5f1cb714b74d77a63937a68eda">DMA_SRC_DST</a></div><div class="ttdeci">@ DMA_SRC_DST</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00084">xc_drv_dma.h:83</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a84346c3e7d8b0bedf3a1d3e02112b647a6d6f2d30621425f0e8406eb25e56cadd"><div class="ttname"><a href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647a6d6f2d30621425f0e8406eb25e56cadd">DMA_SRC</a></div><div class="ttdeci">@ DMA_SRC</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00081">xc_drv_dma.h:81</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a84346c3e7d8b0bedf3a1d3e02112b647aad5ad6b21b6cdf06fdd3e9ba9ef83e13"><div class="ttname"><a href="xc__drv__dma_8h.html#a84346c3e7d8b0bedf3a1d3e02112b647aad5ad6b21b6cdf06fdd3e9ba9ef83e13">DMA_DST</a></div><div class="ttdeci">@ DMA_DST</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00082">xc_drv_dma.h:82</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a859a802f48d6e807db68c610dfd115ff"><div class="ttname"><a href="xc__drv__dma_8h.html#a859a802f48d6e807db68c610dfd115ff">xc_dma_enable</a></div><div class="ttdeci">void xc_dma_enable(void)</div><div class="ttdoc">xc_dma_enable</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00222">xc_drv_dma.c:222</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a89f6aee3489c5b9c3bd06e1f53b5e134"><div class="ttname"><a href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134">dmac_ch_state</a></div><div class="ttdeci">dmac_ch_state</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00086">xc_drv_dma.h:87</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a89f6aee3489c5b9c3bd06e1f53b5e134a5082e131014907719b0264eb16203d9c"><div class="ttname"><a href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134a5082e131014907719b0264eb16203d9c">DMA_IDLE</a></div><div class="ttdeci">@ DMA_IDLE</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00088">xc_drv_dma.h:88</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a89f6aee3489c5b9c3bd06e1f53b5e134a6f11ed0a6394a984a3f62c2c67a40581"><div class="ttname"><a href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134a6f11ed0a6394a984a3f62c2c67a40581">DMA_SINGLE_REGION</a></div><div class="ttdeci">@ DMA_SINGLE_REGION</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00089">xc_drv_dma.h:89</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a89f6aee3489c5b9c3bd06e1f53b5e134acd93c69f6199383e409254624e33cd3f"><div class="ttname"><a href="xc__drv__dma_8h.html#a89f6aee3489c5b9c3bd06e1f53b5e134acd93c69f6199383e409254624e33cd3f">DMA_BURST_REGION</a></div><div class="ttdeci">@ DMA_BURST_REGION</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00091">xc_drv_dma.h:90</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a8ce33a285ce62e060ba9c13510a86e23"><div class="ttname"><a href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23">dmac_transfer_flow</a></div><div class="ttdeci">dmac_transfer_flow</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00183">xc_drv_dma.h:184</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a8ce33a285ce62e060ba9c13510a86e23a0fd78b2559b2921219a0c56de33dd947"><div class="ttname"><a href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a0fd78b2559b2921219a0c56de33dd947">DMA_PRF2MEM_PRF</a></div><div class="ttdeci">@ DMA_PRF2MEM_PRF</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00189">xc_drv_dma.h:189</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a8ce33a285ce62e060ba9c13510a86e23a425ca43fdbbca4bab20620815df4644e"><div class="ttname"><a href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a425ca43fdbbca4bab20620815df4644e">DMA_PRF2PRF_DSTPRF</a></div><div class="ttdeci">@ DMA_PRF2PRF_DSTPRF</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00193">xc_drv_dma.h:192</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a8ce33a285ce62e060ba9c13510a86e23a556df82dc68ed3cdd6a7d77501aaa199"><div class="ttname"><a href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a556df82dc68ed3cdd6a7d77501aaa199">DMA_MEM2MEM_DMA</a></div><div class="ttdeci">@ DMA_MEM2MEM_DMA</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00185">xc_drv_dma.h:185</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a8ce33a285ce62e060ba9c13510a86e23a5aa8fed1d0078ecc1f0d10f8d34aa911"><div class="ttname"><a href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a5aa8fed1d0078ecc1f0d10f8d34aa911">DMA_PRF2MEM_DMA</a></div><div class="ttdeci">@ DMA_PRF2MEM_DMA</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00187">xc_drv_dma.h:187</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a8ce33a285ce62e060ba9c13510a86e23a5decfa2a2e6001f3fb0b5b748adb6bad"><div class="ttname"><a href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a5decfa2a2e6001f3fb0b5b748adb6bad">DMA_PRF2PRF_SRCPRF</a></div><div class="ttdeci">@ DMA_PRF2PRF_SRCPRF</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00190">xc_drv_dma.h:190</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a8ce33a285ce62e060ba9c13510a86e23a6984bc94ba7f61983c99214a1e69ec6d"><div class="ttname"><a href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a6984bc94ba7f61983c99214a1e69ec6d">DMA_MEM2PRF_DMA</a></div><div class="ttdeci">@ DMA_MEM2PRF_DMA</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00186">xc_drv_dma.h:186</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a8ce33a285ce62e060ba9c13510a86e23a9d326857f8a1cd29701a8eba78bdccdd"><div class="ttname"><a href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23a9d326857f8a1cd29701a8eba78bdccdd">DMA_PRF2PRF_DMA</a></div><div class="ttdeci">@ DMA_PRF2PRF_DMA</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00188">xc_drv_dma.h:188</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a8ce33a285ce62e060ba9c13510a86e23ac2b3f1e67e8f2e2bb78ffef68123cac3"><div class="ttname"><a href="xc__drv__dma_8h.html#a8ce33a285ce62e060ba9c13510a86e23ac2b3f1e67e8f2e2bb78ffef68123cac3">DMA_MEM2PRF_PRF</a></div><div class="ttdeci">@ DMA_MEM2PRF_PRF</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00191">xc_drv_dma.h:191</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a92e598c51ffd2807637293624ccc2874"><div class="ttname"><a href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874">dmac_burst_trans_length</a></div><div class="ttdeci">dmac_burst_trans_length</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00128">xc_drv_dma.h:129</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a92e598c51ffd2807637293624ccc2874a6e55b36cef061fcf0d306a91d97d65e1"><div class="ttname"><a href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a6e55b36cef061fcf0d306a91d97d65e1">DMA_MSIZE_4</a></div><div class="ttdeci">@ DMA_MSIZE_4</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00131">xc_drv_dma.h:131</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a92e598c51ffd2807637293624ccc2874a72690db72e8421106cd67a5a9b72005d"><div class="ttname"><a href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a72690db72e8421106cd67a5a9b72005d">DMA_MSIZE_256</a></div><div class="ttdeci">@ DMA_MSIZE_256</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00138">xc_drv_dma.h:137</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a92e598c51ffd2807637293624ccc2874a85271a69bec18a7128a69cfcddb13eb3"><div class="ttname"><a href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a85271a69bec18a7128a69cfcddb13eb3">DMA_MSIZE_128</a></div><div class="ttdeci">@ DMA_MSIZE_128</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00136">xc_drv_dma.h:136</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a92e598c51ffd2807637293624ccc2874a8be4f75d5a5196094fadf42248b4a1ee"><div class="ttname"><a href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874a8be4f75d5a5196094fadf42248b4a1ee">DMA_MSIZE_32</a></div><div class="ttdeci">@ DMA_MSIZE_32</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00134">xc_drv_dma.h:134</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a92e598c51ffd2807637293624ccc2874aaf63b184d5598c81d00150c08cd678d2"><div class="ttname"><a href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874aaf63b184d5598c81d00150c08cd678d2">DMA_MSIZE_64</a></div><div class="ttdeci">@ DMA_MSIZE_64</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00135">xc_drv_dma.h:135</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a92e598c51ffd2807637293624ccc2874ae59c64ff4bedcf99e61bb1d8f3d444cc"><div class="ttname"><a href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874ae59c64ff4bedcf99e61bb1d8f3d444cc">DMA_MSIZE_8</a></div><div class="ttdeci">@ DMA_MSIZE_8</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00132">xc_drv_dma.h:132</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a92e598c51ffd2807637293624ccc2874aebd6f8cbb3f673a0d150bfd20c51b412"><div class="ttname"><a href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874aebd6f8cbb3f673a0d150bfd20c51b412">DMA_MSIZE_1</a></div><div class="ttdeci">@ DMA_MSIZE_1</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00130">xc_drv_dma.h:130</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a92e598c51ffd2807637293624ccc2874af7241df11210fec2ac4d8c14e974d572"><div class="ttname"><a href="xc__drv__dma_8h.html#a92e598c51ffd2807637293624ccc2874af7241df11210fec2ac4d8c14e974d572">DMA_MSIZE_16</a></div><div class="ttdeci">@ DMA_MSIZE_16</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00133">xc_drv_dma.h:133</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_a9413195209f047c699a505dac08273be"><div class="ttname"><a href="xc__drv__dma_8h.html#a9413195209f047c699a505dac08273be">eDMA_Fifo_Mode</a></div><div class="ttdeci">enum dmac_fifo_mode eDMA_Fifo_Mode</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa0e7bbff623bf2524d0d12fbda988536"><div class="ttname"><a href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536">dw_dmac_irq</a></div><div class="ttdeci">dw_dmac_irq</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00117">xc_drv_dma.h:118</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa0e7bbff623bf2524d0d12fbda988536a15d523f460eb38e04ed4babf99d044a8"><div class="ttname"><a href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a15d523f460eb38e04ed4babf99d044a8">DMA_IRQ_TRF</a></div><div class="ttdeci">@ DMA_IRQ_TRF</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00120">xc_drv_dma.h:120</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa0e7bbff623bf2524d0d12fbda988536a2b52aac6867761dee8e8c1a0866a7e1b"><div class="ttname"><a href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a2b52aac6867761dee8e8c1a0866a7e1b">DMA_IRQ_SRCTRAN</a></div><div class="ttdeci">@ DMA_IRQ_SRCTRAN</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00122">xc_drv_dma.h:122</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa0e7bbff623bf2524d0d12fbda988536a6d6ec0b3e6d148e05fff0ada2ad91790"><div class="ttname"><a href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a6d6ec0b3e6d148e05fff0ada2ad91790">DMA_IRQ_ERR</a></div><div class="ttdeci">@ DMA_IRQ_ERR</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00124">xc_drv_dma.h:124</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa0e7bbff623bf2524d0d12fbda988536a95380e8b1c8aec7cc39eac313d12f766"><div class="ttname"><a href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a95380e8b1c8aec7cc39eac313d12f766">DMA_IRQ_ALL</a></div><div class="ttdeci">@ DMA_IRQ_ALL</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00126">xc_drv_dma.h:125</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa0e7bbff623bf2524d0d12fbda988536a967edef4e0cc94e7a48a3d3370c07e7c"><div class="ttname"><a href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536a967edef4e0cc94e7a48a3d3370c07e7c">DMA_IRQ_DSTTRAN</a></div><div class="ttdeci">@ DMA_IRQ_DSTTRAN</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00123">xc_drv_dma.h:123</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa0e7bbff623bf2524d0d12fbda988536aa8ebbc6872ac8b64f38def82e2d90268"><div class="ttname"><a href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536aa8ebbc6872ac8b64f38def82e2d90268">DMA_IRQ_NONE</a></div><div class="ttdeci">@ DMA_IRQ_NONE</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00119">xc_drv_dma.h:119</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa0e7bbff623bf2524d0d12fbda988536ab3dadc1463031f64b84f5343243339e0"><div class="ttname"><a href="xc__drv__dma_8h.html#aa0e7bbff623bf2524d0d12fbda988536ab3dadc1463031f64b84f5343243339e0">DMA_IRQ_BLOCK</a></div><div class="ttdeci">@ DMA_IRQ_BLOCK</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00121">xc_drv_dma.h:121</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95">dmac_hs_interface</a></div><div class="ttdeci">dmac_hs_interface</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00163">xc_drv_dma.h:164</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a08a93dee33bbf8c728870072789e0eeb"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a08a93dee33bbf8c728870072789e0eeb">DMA_HS_IF7</a></div><div class="ttdeci">@ DMA_HS_IF7</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00172">xc_drv_dma.h:172</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a0cfc765815f7df897785414d9f18f107"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a0cfc765815f7df897785414d9f18f107">UART1_DMA_RX_HS_IF9</a></div><div class="ttdeci">@ UART1_DMA_RX_HS_IF9</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00174">xc_drv_dma.h:174</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a178401b42f2a843c0780a1a0f3033b41"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a178401b42f2a843c0780a1a0f3033b41">I2S_DMA_RX_HS_IF15</a></div><div class="ttdeci">@ I2S_DMA_RX_HS_IF15</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00181">xc_drv_dma.h:180</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a1a0ddbbde075100eed7bc72e03c4b7f3"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a1a0ddbbde075100eed7bc72e03c4b7f3">CDC_DMA_RX_HS_IF13</a></div><div class="ttdeci">@ CDC_DMA_RX_HS_IF13</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00178">xc_drv_dma.h:178</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a35599b8e91de75cbef3497d3f4c55d95"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a35599b8e91de75cbef3497d3f4c55d95">SSI2_DMA_RX_HS_IF14</a></div><div class="ttdeci">@ SSI2_DMA_RX_HS_IF14</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00179">xc_drv_dma.h:179</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a4e04e36ab03b3d3edda8f986cdce5ce5"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a4e04e36ab03b3d3edda8f986cdce5ce5">DMA_HS_IF6</a></div><div class="ttdeci">@ DMA_HS_IF6</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00171">xc_drv_dma.h:171</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a516a95c0812cf2b5659530315bb975b8"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a516a95c0812cf2b5659530315bb975b8">GPADC_DMA_RX_HS_IF12</a></div><div class="ttdeci">@ GPADC_DMA_RX_HS_IF12</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00177">xc_drv_dma.h:177</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a51b539dc53bdc83c8bb0c25b7caa3311"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a51b539dc53bdc83c8bb0c25b7caa3311">UART0_DMA_TX_HS_IF0</a></div><div class="ttdeci">@ UART0_DMA_TX_HS_IF0</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00165">xc_drv_dma.h:165</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a54df7523f822efb3f4a47d1d7ef5d60d"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a54df7523f822efb3f4a47d1d7ef5d60d">SSI2_DMA_TX_HS_IF4</a></div><div class="ttdeci">@ SSI2_DMA_TX_HS_IF4</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00169">xc_drv_dma.h:169</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a59b65ea5ec38dbf7b35e3d49d8e232d7"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a59b65ea5ec38dbf7b35e3d49d8e232d7">SSI1_DMA_TX_HS_IF3</a></div><div class="ttdeci">@ SSI1_DMA_TX_HS_IF3</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00168">xc_drv_dma.h:168</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a87d7426f18ad48794fb39c763089cc69"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a87d7426f18ad48794fb39c763089cc69">UART0_DMA_RX_HS_IF8</a></div><div class="ttdeci">@ UART0_DMA_RX_HS_IF8</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00173">xc_drv_dma.h:173</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95a8ad67f5e48aebfdfe3c6ecb7cc9124a8"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95a8ad67f5e48aebfdfe3c6ecb7cc9124a8">SSI1_DMA_RX_HS_IF11</a></div><div class="ttdeci">@ SSI1_DMA_RX_HS_IF11</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00176">xc_drv_dma.h:176</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95ad7223a2f6b1dd505dd0a690d8e740183"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95ad7223a2f6b1dd505dd0a690d8e740183">I2S_DMA_TX_HS_IF5</a></div><div class="ttdeci">@ I2S_DMA_TX_HS_IF5</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00170">xc_drv_dma.h:170</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95adeb9cd14c3af979b599e8b39048d3f02"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95adeb9cd14c3af979b599e8b39048d3f02">UART1_DMA_TX_HS_IF1</a></div><div class="ttdeci">@ UART1_DMA_TX_HS_IF1</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00166">xc_drv_dma.h:166</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95ae027330b652595a5f15d79e8be80a45c"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95ae027330b652595a5f15d79e8be80a45c">SSI0_DMA_TX_HS_IF2</a></div><div class="ttdeci">@ SSI0_DMA_TX_HS_IF2</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00167">xc_drv_dma.h:167</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aa64776e8f56356dcdb0709d23a44ba95ae4b4d391a673e674425ceffde29d9c8f"><div class="ttname"><a href="xc__drv__dma_8h.html#aa64776e8f56356dcdb0709d23a44ba95ae4b4d391a673e674425ceffde29d9c8f">SSI0_DMA_RX_HS_IF10</a></div><div class="ttdeci">@ SSI0_DMA_RX_HS_IF10</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00175">xc_drv_dma.h:175</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aacaab31937e437ef937e2a2cf577132d"><div class="ttname"><a href="xc__drv__dma_8h.html#aacaab31937e437ef937e2a2cf577132d">eDMA_Irq</a></div><div class="ttdeci">enum dw_dmac_irq eDMA_Irq</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aae65dc6054e4562423574c14d7ddded8"><div class="ttname"><a href="xc__drv__dma_8h.html#aae65dc6054e4562423574c14d7ddded8">eDMA_Trans_Type</a></div><div class="ttdeci">enum dmac_transfer_type eDMA_Trans_Type</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_ab138874f4a83ecdfff12f5c7a7b650c9"><div class="ttname"><a href="xc__drv__dma_8h.html#ab138874f4a83ecdfff12f5c7a7b650c9">eDMA_Burst_Trans_Len</a></div><div class="ttdeci">enum dmac_burst_trans_length eDMA_Burst_Trans_Len</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_ab2de6b8ea373ff2c62a69186a49d71d1"><div class="ttname"><a href="xc__drv__dma_8h.html#ab2de6b8ea373ff2c62a69186a49d71d1">xc_dma_enable_channel_irq</a></div><div class="ttdeci">uint8_t xc_dma_enable_channel_irq(eDMA_Ch_Num ch_num)</div><div class="ttdoc">xc_dma_enable_channel_irq</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00378">xc_drv_dma.c:378</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_ac3a67417ac4aee83fdfee4e518578a6a"><div class="ttname"><a href="xc__drv__dma_8h.html#ac3a67417ac4aee83fdfee4e518578a6a">xc_dma_set_channel_config</a></div><div class="ttdeci">uint8_t xc_dma_set_channel_config(eDMA_Ch_Num ch_num, DMA_Chx_Cfg_t *ch)</div><div class="ttdoc">xc_dma_set_channel_config</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00630">xc_drv_dma.c:630</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_ac5cfd3cc157bbc555eefb946cf81092d"><div class="ttname"><a href="xc__drv__dma_8h.html#ac5cfd3cc157bbc555eefb946cf81092d">xc_dma_reset_instance</a></div><div class="ttdeci">void xc_dma_reset_instance(DMA_Instance_t *inst)</div><div class="ttdoc">xc_dma_reset_instance</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00109">xc_drv_dma.c:109</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_ac757805e940992bc4785a9d158393c7b"><div class="ttname"><a href="xc__drv__dma_8h.html#ac757805e940992bc4785a9d158393c7b">xc_dma_is_enable</a></div><div class="ttdeci">bool xc_dma_is_enable(void)</div><div class="ttdoc">xc_dma_is_enable</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00265">xc_drv_dma.c:265</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_acd035dfdb6e7bc6523317e1d74ac2df3"><div class="ttname"><a href="xc__drv__dma_8h.html#acd035dfdb6e7bc6523317e1d74ac2df3">xc_dma_enable_channel</a></div><div class="ttdeci">uint8_t xc_dma_enable_channel(eDMA_Ch_Num ch_num)</div><div class="ttdoc">xc_dma_enable_channel</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00285">xc_drv_dma.c:285</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_acdeecadd9b01bedf1123363d288d7846"><div class="ttname"><a href="xc__drv__dma_8h.html#acdeecadd9b01bedf1123363d288d7846">xc_dma_disable_channel</a></div><div class="ttdeci">uint8_t xc_dma_disable_channel(eDMA_Ch_Num ch_num)</div><div class="ttdoc">xc_dma_disable_channel</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00312">xc_drv_dma.c:312</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_acf750f38d6b4073386c1440ad232f861"><div class="ttname"><a href="xc__drv__dma_8h.html#acf750f38d6b4073386c1440ad232f861">eDMA_Trans_Flow</a></div><div class="ttdeci">enum dmac_transfer_flow eDMA_Trans_Flow</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_ad13f67daa965445b8d2fc32eb3961ee4"><div class="ttname"><a href="xc__drv__dma_8h.html#ad13f67daa965445b8d2fc32eb3961ee4">xc_dma_start_transfer</a></div><div class="ttdeci">uint8_t xc_dma_start_transfer(eDMA_Ch_Num ch_num, DMA_Callback cb_func)</div><div class="ttdoc">xc_dma_start_transfer</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00705">xc_drv_dma.c:705</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_ad222d157c1f6c300e0c1f38e3c6cd12a"><div class="ttname"><a href="xc__drv__dma_8h.html#ad222d157c1f6c300e0c1f38e3c6cd12a">eDMA_SW_HW_HS_Select</a></div><div class="ttdeci">enum dw_dmac_sw_hw_hs_select eDMA_SW_HW_HS_Select</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_adc35119c04cdf625c5dc981bc33c8d8e"><div class="ttname"><a href="xc__drv__dma_8h.html#adc35119c04cdf625c5dc981bc33c8d8e">eDMA_Ch_Num</a></div><div class="ttdeci">enum dmac_channel_number eDMA_Ch_Num</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_adce785c4886b8192470fe6b09e377e4a"><div class="ttname"><a href="xc__drv__dma_8h.html#adce785c4886b8192470fe6b09e377e4a">eDMA_Src_Dst_Select</a></div><div class="ttdeci">enum dmac_src_dst_select eDMA_Src_Dst_Select</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_ae8caf2cc77abff85600e4638568e957e"><div class="ttname"><a href="xc__drv__dma_8h.html#ae8caf2cc77abff85600e4638568e957e">DMA_Instance</a></div><div class="ttdeci">DMA_Instance_t DMA_Instance</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8c_source.html#l00033">xc_drv_dma.c:33</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aed728f26bc74d844abf072c39a1970d9"><div class="ttname"><a href="xc__drv__dma_8h.html#aed728f26bc74d844abf072c39a1970d9">dw_dmac_sw_hw_hs_select</a></div><div class="ttdeci">dw_dmac_sw_hw_hs_select</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00157">xc_drv_dma.h:158</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aed728f26bc74d844abf072c39a1970d9a42e27445358f4c76328b70acc38ea293"><div class="ttname"><a href="xc__drv__dma_8h.html#aed728f26bc74d844abf072c39a1970d9a42e27445358f4c76328b70acc38ea293">DMA_HS_HARDWARE</a></div><div class="ttdeci">@ DMA_HS_HARDWARE</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00159">xc_drv_dma.h:159</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aed728f26bc74d844abf072c39a1970d9ad31c67645e905442b848f3064d9c7469"><div class="ttname"><a href="xc__drv__dma_8h.html#aed728f26bc74d844abf072c39a1970d9ad31c67645e905442b848f3064d9c7469">DMA_HS_SOFTWARE</a></div><div class="ttdeci">@ DMA_HS_SOFTWARE</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00161">xc_drv_dma.h:160</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_aee357f4d90913df861eb93b7e4af0454"><div class="ttname"><a href="xc__drv__dma_8h.html#aee357f4d90913df861eb93b7e4af0454">eDMA_CH_State</a></div><div class="ttdeci">enum dmac_ch_state eDMA_CH_State</div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_af1985923a86bbe1936ed5e6aca7c3860"><div class="ttname"><a href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860">dmac_address_increment</a></div><div class="ttdeci">dmac_address_increment</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00140">xc_drv_dma.h:141</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_af1985923a86bbe1936ed5e6aca7c3860a410bc371a1dbf6532506d311b160a22d"><div class="ttname"><a href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860a410bc371a1dbf6532506d311b160a22d">DMA_ADDR_INCREMENT</a></div><div class="ttdeci">@ DMA_ADDR_INCREMENT</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00142">xc_drv_dma.h:142</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_af1985923a86bbe1936ed5e6aca7c3860a4eedd6dc2bfe3df61c80a44a01061516"><div class="ttname"><a href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860a4eedd6dc2bfe3df61c80a44a01061516">DMA_ADDR_DECREMENT</a></div><div class="ttdeci">@ DMA_ADDR_DECREMENT</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00143">xc_drv_dma.h:143</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_af1985923a86bbe1936ed5e6aca7c3860adca5d769e967c69dc6b90fd191bc7ae6"><div class="ttname"><a href="xc__drv__dma_8h.html#af1985923a86bbe1936ed5e6aca7c3860adca5d769e967c69dc6b90fd191bc7ae6">DMA_ADDR_NOCHANGE</a></div><div class="ttdeci">@ DMA_ADDR_NOCHANGE</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00145">xc_drv_dma.h:144</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_af3f5c49848d9c1b1f7b22307dab279d2"><div class="ttname"><a href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2">dmac_channel_number</a></div><div class="ttdeci">dmac_channel_number</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00067">xc_drv_dma.h:68</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_af3f5c49848d9c1b1f7b22307dab279d2a070f3853f267125ff6481bec4a41f052"><div class="ttname"><a href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2a070f3853f267125ff6481bec4a41f052">DMA_ALL_CHANNELS</a></div><div class="ttdeci">@ DMA_ALL_CHANNELS</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00073">xc_drv_dma.h:73</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_af3f5c49848d9c1b1f7b22307dab279d2a0e87792c1681a3131db66cc597aa462b"><div class="ttname"><a href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2a0e87792c1681a3131db66cc597aa462b">DMA_CHANNEL1</a></div><div class="ttdeci">@ DMA_CHANNEL1</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00072">xc_drv_dma.h:72</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_af3f5c49848d9c1b1f7b22307dab279d2adf9b2f4ae184996a073efc0de5cf1080"><div class="ttname"><a href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2adf9b2f4ae184996a073efc0de5cf1080">DMA_CHANNEL0</a></div><div class="ttdeci">@ DMA_CHANNEL0</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00071">xc_drv_dma.h:71</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_af3f5c49848d9c1b1f7b22307dab279d2af8a4856c37f6f969e74fd5984600f29b"><div class="ttname"><a href="xc__drv__dma_8h.html#af3f5c49848d9c1b1f7b22307dab279d2af8a4856c37f6f969e74fd5984600f29b">DMA_NO_CHANNEL</a></div><div class="ttdeci">@ DMA_NO_CHANNEL</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00070">xc_drv_dma.h:70</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_af53224441ba44c692d5d2d98dc994e7d"><div class="ttname"><a href="xc__drv__dma_8h.html#af53224441ba44c692d5d2d98dc994e7d">DMA_Callback</a></div><div class="ttdeci">void(* DMA_Callback)(uint8_t eCode)</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00065">xc_drv_dma.h:65</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_afa8a828f09d27dff17fbfa4625b35f08"><div class="ttname"><a href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08">dmac_transfer_width</a></div><div class="ttdeci">dmac_transfer_width</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00147">xc_drv_dma.h:148</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_afa8a828f09d27dff17fbfa4625b35f08a234d18f56dc647495c5f9c235be8a0e1"><div class="ttname"><a href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a234d18f56dc647495c5f9c235be8a0e1">DMA_TRANS_WIDTH_128</a></div><div class="ttdeci">@ DMA_TRANS_WIDTH_128</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00153">xc_drv_dma.h:153</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_afa8a828f09d27dff17fbfa4625b35f08a3c37c1649b67a1311efd5f228b0a0c97"><div class="ttname"><a href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a3c37c1649b67a1311efd5f228b0a0c97">DMA_TRANS_WIDTH_64</a></div><div class="ttdeci">@ DMA_TRANS_WIDTH_64</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00152">xc_drv_dma.h:152</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_afa8a828f09d27dff17fbfa4625b35f08a5f42e9ca19e20ac407ef736d5c991112"><div class="ttname"><a href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a5f42e9ca19e20ac407ef736d5c991112">DMA_TRANS_WIDTH_256</a></div><div class="ttdeci">@ DMA_TRANS_WIDTH_256</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00155">xc_drv_dma.h:154</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_afa8a828f09d27dff17fbfa4625b35f08a6644e5bb19ca95ad5ff16499a294c690"><div class="ttname"><a href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08a6644e5bb19ca95ad5ff16499a294c690">DMA_TRANS_WIDTH_16</a></div><div class="ttdeci">@ DMA_TRANS_WIDTH_16</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00150">xc_drv_dma.h:150</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_afa8a828f09d27dff17fbfa4625b35f08aaee6d377eeeba96a73aa2d4551e1df49"><div class="ttname"><a href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08aaee6d377eeeba96a73aa2d4551e1df49">DMA_TRANS_WIDTH_32</a></div><div class="ttdeci">@ DMA_TRANS_WIDTH_32</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00151">xc_drv_dma.h:151</a></div></div>
|
||||
<div class="ttc" id="axc__drv__dma_8h_html_afa8a828f09d27dff17fbfa4625b35f08ae558f94d160258a49239731c5eba7782"><div class="ttname"><a href="xc__drv__dma_8h.html#afa8a828f09d27dff17fbfa4625b35f08ae558f94d160258a49239731c5eba7782">DMA_TRANS_WIDTH_8</a></div><div class="ttdeci">@ DMA_TRANS_WIDTH_8</div><div class="ttdef"><b>Definition</b> <a href="xc__drv__dma_8h_source.html#l00149">xc_drv_dma.h:149</a></div></div>
|
||||
</div><!-- fragment --></div><!-- contents -->
|
||||
<!-- start footer part -->
|
||||
<hr class="footer"/><address class="footer"><small>
|
||||
制作者 <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7
|
||||
</small></address>
|
||||
</body>
|
||||
</html>
|
||||
Reference in New Issue
Block a user