39#define SPI_WAIT_TIMEOUT 65535
43#define SSI_CTRL0_FRF_MOTOROLA (0x1UL)
44#define SSI_CTRL0_FRF_TI (0x0UL)
47#define SPI_MODE_SLAVE (0x00000000U)
48#define SPI_MODE_MASTER (0x00000001U)
51#define SSI_CTRL0_DFS_LEN_16BIT ((uint16_t)0x0fUL)
52#define SSI_CTRL0_DFS_LEN_8BIT ((uint16_t)0x07UL)
55#define SSI_CTRL0_TMOD_WR (0x0UL)
56#define SSI_CTRL0_TMOD_W (0x1UL)
57#define SSI_CTRL0_TMOD_R (0x2UL)
60#define SSI_BAUD_DIV_2 (0x02UL)
61#define SSI_BAUD_DIV_4 (0x04UL)
62#define SSI_BAUD_DIV_6 (0x06UL)
63#define SSI_BAUD_DIV_8 (0x08UL)
64#define SSI_BAUD_DIV_10 (0x0aUL)
65#define SSI_BAUD_DIV_12 (0x0cUL)
68#define SSI_CTRL0_SCPOL_HIGH (0x1UL)
69#define SSI_CTRL0_SCPOL_LOW (0x0UL)
72#define SSI_CTRL0_SCPHA_LEAD (0x0UL)
73#define SSI_CTRL0_SCPHA_TRAIL (0x1UL)
76#define SPI_FirstBit_MSB ((uint16_t)0x0000)
78#define SSI_TXFTL_FIFO_0 (0x00UL)
79#define SSI_TXFTL_FIFO_1 (0x01UL)
80#define SSI_TXFTL_FIFO_2 (0x02UL)
81#define SSI_TXFTL_FIFO_3 (0x03UL)
82#define SSI_TXFTL_FIFO_4 (0x04UL)
83#define SSI_TXFTL_FIFO_5 (0x05UL)
84#define SSI_TXFTL_FIFO_6 (0x06UL)
85#define SSI_TXFTL_FIFO_7 (0x07UL)
87#define SSI_RXFTL_FIFO_0 (0x00UL)
88#define SSI_RXFTL_FIFO_1 (0x01UL)
89#define SSI_RXFTL_FIFO_2 (0x02UL)
90#define SSI_RXFTL_FIFO_3 (0x03UL)
91#define SSI_RXFTL_FIFO_4 (0x04UL)
92#define SSI_RXFTL_FIFO_5 (0x05UL)
93#define SSI_RXFTL_FIFO_6 (0x06UL)
94#define SSI_RXFTL_FIFO_7 (0x07UL)
96#define SSI_IE_TXEIE_ENABLE (0x1UL << SSI_TXEIE_POS)
97#define SSI_IE_TXEIE_DISABLE (0x0UL << SSI_TXEIE_POS)
99#define SSI_IE_TXOIE_ENABLE (0x1UL << SSI_TXOIE_POS)
100#define SSI_IE_TXOIE_DISABLE (0x0UL << SSI_TXOIE_POS)
102#define SSI_IE_RXUIE_ENABLE (0x1UL << SSI_RXUIE_POS)
103#define SSI_IE_RXUIE_DISABLE (0x0UL << SSI_RXUIE_POS)
105#define SSI_IE_RXOIE_ENABLE (0x1UL << SSI_RXOIE_POS)
106#define SSI_IE_RXOIE_DISABLE (0x0UL << SSI_RXOIE_POS)
108#define SSI_IE_RXFIE_ENABLE (0x1UL << SSI_RXFIE_POS)
109#define SSI_IE_RXFIE_DISABLE (0x0UL << SSI_RXFIE_POS)
111#define SSI_IS_TXEIS_SET (0x1UL << SSI_TXEIS_POS)
112#define SSI_IS_TXEIS_RESET (0x0UL << SSI_TXEIS_POS)
114#define SSI_IS_TXOIS_SET (0x1UL << SSI_TXOIS_POS)
115#define SSI_IS_TXOIS_RESET (0x0UL << SSI_TXOIS_POS)
117#define SSI_IS_RXUIS_SET (0x1UL << SSI_RXUIS_POS)
118#define SSI_IS_RXUIS_RESET (0x0UL << SSI_RXUIS_POS)
120#define SSI_IS_RXOIS_SET (0x1UL << SSI_RXOIS_POS)
121#define SSI_IS_RXOIS_RESET (0x0UL << SSI_RXOIS_POS)
123#define SSI_IS_RXFIS_SET (0x1UL << SSI_RXFIS_POS)
124#define SSI_IS_RXFIS_RESET (0x0UL << SSI_RXFIS_POS)
172 uint8_t *r_data, uint16_t r_size);
uint32_t BaudRatePrescaler
uint8_t xc_spi_flash_wait_busy(uint8_t reg_idx)
void xc_spi_rxftl_fifo_set(uint8_t reg_idx, uint8_t val)
void xc_spi_disable_it(uint8_t reg_idx, uint8_t val)
void xc_spi_flash_power_down(uint8_t reg_idx)
void xc_spi_flash_read_128bit_uid(uint8_t reg_idx, uint8_t *buff)
void xc_spi_enable_it(uint8_t reg_idx, uint8_t val)
void xc_spi_init(uint8_t reg_idx, SPI_InitCfg_t *init_cfg)
eXC_RESULT xc_spi_flash_write(uint8_t reg_idx, uint32_t writeAddr, uint8_t *buff, uint16_t size)
eXC_RESULT xc_spi_flash_read(uint8_t reg_idx, uint32_t readAddr, uint8_t *buff, uint16_t size)
void xc_spi_flash_wake_up(uint8_t reg_idx)
eXC_RESULT xc_spi_flash_rdid(uint8_t reg_idx, uint8_t *buff)
void(* timer_handler_callback)(void *context)
void xc_spi_txftl_fifo_set(uint8_t reg_idx, uint8_t val)
eXC_RESULT xc_spi_flash_erase_sector(uint8_t reg_idx, uint32_t Dst_Addr)
void xc_spi_flash_erase_page(uint8_t reg_idx, uint32_t Dst_Addr)
void xc_spi_flash_write_page(uint8_t reg_idx, uint32_t WriteAddr, uint8_t *pBuffer)
void xc_spi_write_and_read_data(uint8_t reg_idx, uint8_t *w_data, uint16_t w_size, uint8_t *r_data, uint16_t r_size)
Only applicable Master & Slave communication
void xc_spi_flash_read_page(uint8_t reg_idx, uint32_t ReadAddr, uint8_t *pBuffer)